- 4
- 3
- 2
- 1
Henri-Pierre Charles
Directeur de recherche CEA
10
Documents
Affiliations actuelles
- 1071824
Identifiants chercheurs
- henri-pierre-charles
- 0000-0002-0119-0446
- IdRef : 052298264
Site web
- https://hpcharles.wordpress.com/
Publications
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 10
- 4
- 4
- 3
- 3
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 6
- 2
- 1
- 1
- 1
- 1
- 1
- 2
- 1
- 2
- 3
- 1
- 2
- 1
- 1
|
Instruction Set Design Methodology for In-Memory Computing through QEMU-based System Emulator32nd International Workshop on Rapid System Prototyping (RSP), Oct 2021, (En ligne), France
Communication dans un congrès
cea-03452244v1
|
|
Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorizationISLPED 2020: ACM/IEEE International Symposium on Low Power Electronics and Design, Aug 2020, Boston, MA, United States. pp.121-126, ⟨10.1145/3370748.3406550⟩
Communication dans un congrès
cea-02963719v1
|
Data-layout optimization based on memory-access-pattern analysis for source-code performance improvementSCOPES '20: 23rd International Workshop on Software and Compilers for Embedded Systems, May 2020, St. Goar, Germany. pp.1-6, ⟨10.1145/3378678.3391874⟩
Communication dans un congrès
cea-04505334v1
|
|
|
Efficient 8-bit matrix multiplication on Computational SRAM architectureDATE 2020 ; Computing-in-Memory (CiM) Workshop, Mar 2020, Grenoble, France
Communication dans un congrès
hal-02934838v1
|
|
Toward modeling cache-miss ratio for Dense-Data-Access-Based OptimizationRSP’19 - 30th International Workshop on Rapid System Prototyping, ACM; IEEE, Oct 2019, New-York, United States. ⟨10.1145/3339985.3358498⟩
Communication dans un congrès
cea-02284183v1
|
|
Smart Instruction Codes for In-Memory Computing Architectures Compatible with Standard SRAM InterfacesDesign, Automation and Test in Europe, Mar 2018, Dresde, Germany
Communication dans un congrès
cea-01757656v1
|
|
Software Platform Dedicated for In-Memory Computing Circuit EvaluationRSP'17 (Rapid System Prototyping), Oct 2017, Séoul, South Korea. ⟨10.1145/3130265.3130322⟩
Communication dans un congrès
cea-01625320v1
|
|
Smart Instruction Codes For In-Memory Computing Architectures Compatible With Standard Sram Interfaces2018
Autre publication scientifique
cea-01757665v1
|
|
Towards integration of a dedicated memory controller and its instruction set to improve performance of systems containing computational SRAMJournal of Low Power Electronics and Applications, 2022, 12 (1), pp.18. ⟨10.3390/jlpea12010018⟩
Article dans une revue
cea-04132511v1
|
|
Dynamic Compilation for Transprecision Applications on Heterogeneous PlatformJournal of Low Power Electronics and Applications, 2021, 11 (3), https://doi.org/10.3390/jlpea11030028. ⟨10.3390/jlpea11030028⟩
Article dans une revue
cea-03313560v1
|