Documentation
Français (FR)

Anglais (EN)

Gilles Sassatelli

11

Documents

Identifiants chercheurs

gilles-sassatelli
0000-0002-6396-286X
IdRef : 069998035

Présentation

Publications

929667

"florent-bruguier"

	Pi and pid regulation approaches for performance-constrained adaptive multiprocessor system-on-chip Gabriel Marchesan Almeida , Remi Busseuil , Luciano Ost , Florent Bruguier , Gilles Sassatelli IEEE Embedded Systems Letters, 2011, 3 (3), pp.77-80. ⟨10.1109/LES.2011.2166373⟩ Article dans une revue lirmm-00725660v1

	Improving the Performance of STT-MRAM LLC through Enhanced Cache Replacement Policy Pierre-Yves Péneau , David Novo , Florent Bruguier , Lionel Torres , Gilles Sassatelli ARCS: Architecture of Computing Systems, Apr 2018, Braunschweig, Germany. pp.168-180, ⟨10.1007/978-3-319-77610-1_13⟩ Communication dans un congrès lirmm-01669254v2
	MAGPIE: System-level Evaluation of Manycore Systems with Emerging Memory Technologies Thibaud Delobelle , Pierre-Yves Péneau , Abdoulaye Gamatié , Florent Bruguier , Sophiane Senni EMS: Emerging Memory Solutions, Mar 2017, Lausanne, Switzerland Communication dans un congrès lirmm-01467328v1
	Full-System Simulation of big.LITTLE Multicore Architecture for Performance and Energy Exploration Anastasiia Butko , Florent Bruguier , Abdoulaye Gamatié , Gilles Sassatelli , David Novo MCSoC: Embedded Multicore/Many-core Systems-on-Chip, Sep 2016, Lyon, France. pp.201-208, ⟨10.1109/MCSoC.2016.20⟩ Communication dans un congrès lirmm-01418745v1
	OpenMP scheduling on ARM big.LITTLE architecture Anastasiia Butko , Louisa Bessad , David Novo , Florent Bruguier , Abdoulaye Gamatié MULTIPROG 2016 - 9th International Workshop on Programmability and Architectures for Heterogeneous Multicores, HIPEAC, Jan 2016, Prague, Czech Republic Communication dans un congrès lirmm-01377630v1
	Flot automatique d’évaluation pour l’exploration d’architectures à base de mémoires non volatiles Thibaud Delobelle , Pierre-Yves Péneau , Sophiane Senni , Florent Bruguier , Abdoulaye Gamatié ComPAS: Conférence en Parallélisme, Architecture et Système, Jul 2016, Lorient, France Communication dans un congrès lirmm-01345975v1
	Loop Optimization in Presence of STT-MRAM Caches: a Study of Performance-Energy Tradeoffs Pierre-Yves Péneau , Rabab Bouziane , Abdoulaye Gamatié , Erven Rohou , Florent Bruguier PATMOS: Power and Timing Modeling, Optimization and Simulation, Sep 2016, Bremen, Germany. pp.162-169, ⟨10.1109/PATMOS.2016.7833682⟩ Communication dans un congrès hal-01347354v1
	Method for dynamic power monitoring on FPGAs Mohamad Najem , Pascal Benoit , Florent Bruguier , Gilles Sassatelli , Lionel Torres FPL: Field Programmable Logic and Applications, Sep 2014, Munich, Germany. ⟨10.1109/FPL.2014.6927457⟩ Communication dans un congrès hal-01139163v1
	Open-Scale: A Scalable, Open-Source NOC-based MPSoC for Design Space Exploration Remi Busseuil , Lyonel Barthe , Gabriel Marchesan Almeida , Luciano Ost , Florent Bruguier ReConFig 2011 - International Conference on Reconfigurable Computing and FPGAs, Nov 2011, Cancun, Mexico. pp.357-362, ⟨10.1109/ReConFig.2011.66⟩ Communication dans un congrès hal-01139181v1

	Performance and Energy Impact of Enhanced Cache Replacement Policy on STT-MRAM LLC Pierre-Yves Péneau , David Novo , Florent Bruguier , Lionel Torres , Gilles Sassatelli 2021 Pré-publication, Document de travail lirmm-03341604v1

	Deliverable D3.2 - Evaluation of selected memory and communication technologies and exploitation opportunities in compilation and runtime management Florent Bruguier , Thibaud Delobelle , Charles Emmanuel Effiong , Abdoulaye Gamatié , Pierre-Yves Péneau [Research Report] LIRMM (UM, CNRS); Inria Rennes – Bretagne Atlantique. 2017 Rapport lirmm-03168318v1