Recherche - Archive ouverte HAL Accéder directement au contenu

Filtrer vos résultats

13 résultats
Page :
triés par
Image document

Key Attack Strategies Against Black-Box DNNs

 Yassine Hmamouche , Yehya Nasser , Amer Baghdadi , Marc-Oliver Pahl
GDR-SOC2, Jun 2022, Strasbourg, France. , GDR SOC2
Poster de conférence hal-03690454v1
Image document

Power Modeling on FPGA: A Neural Model for RT-Level Power Estimation

 Yehya Nasser , Jean-Christophe Prevotet , Maryline Hélard
ACM International Conference on Computing Frontiers 2018, May 2018, Ischia, Italy. ⟨10.1145/3203217.3204462⟩
Communication dans un congrès hal-01760342v1
Image document

A Neural Model for RT-Level Power Estimation on FPGAs

 Yehya Nasser , Jean-Christophe Prevotet , Maryline Hélard
13ème Colloque du GDR SoC/SiP 2018, Jun 2018, Paris, France
Poster de conférence hal-02021099v1
Image document

Power Aware Framework for Fast & Early Power Estimation on FPGA

 Yehya Nasser , Jean-Christophe Prévotet , Maryline Hélard
DATE 2018, PhD Forum, Mar 2018, Dresden, Germany
Poster de conférence hal-01734885v1
Image document

Statistical Information Propagation Across Operators for Dynamic Power Estimation on FPGAs

 Yehya Nasser , Jean-Christophe Prévotet , Maryline Hélard , J Lorandel
12ème Colloque du GDR SoC/SiP, A Bordeaux du 14 au 16 Juin 2017, Jun 2017, Bordeaux, France
Communication dans un congrès hal-01567196v1
Image document

An Efficient Computer-Aided Design Methodology for FPGA&ASIC High-Level Power Estimation Based on Machine Learning

 Yehya Nasser
Electronics. INSA de Rennes, 2019. English. ⟨NNT : 2019ISAR0014⟩
Thèse tel-02516046v1
Image document

Power Modeling for Fast Power Estimation on FPGA

 Yehya Nasser , Jean-Christophe Prevotet , Maryline Hélard
2018
Pré-publication, Document de travail hal-01695867v1
Image document

Dynamic power estimation based on switching activity propagation

 Yehya Nasser , Jean-Christophe Prévotet , Maryline Hélard , J Lorandel
2017 27th International Conference on Field Programmable Logic and Applications (FPL), Sep 2017, Ghent, Belgium. pp.1 - 2, ⟨10.23919/FPL.2017.8056783⟩
Communication dans un congrès hal-01613447v1
Image document

Power Estimation on FPGAs Based on Signal Information Propagation Through Digital Operators

 Yehya Nasser , Jean-Christophe Prévotet , Maryline Hélard , J Lorandel
First International Conference on Sensors, Networks, Smart and Emerging Technologies (SENSET 2017), Sep 2017, Beyrouth, Lebanon
Communication dans un congrès hal-01619924v1
Image document

NeuPow: A CAD Methodology for High Level Power Estimation Based on Machine Learning

 Yehya Nasser , Carlo Sau , Jean-Christophe Prévotet , Tiziana Fanni , Francesca Palumbo , et al.
ACM Transactions on Design Automation of Electronic Systems, 2020, 25 (5), pp.1-29. ⟨10.1145/3388141⟩
Article dans une revue hal-02518770v1

NeuPow: artificial neural networks for power and behavioral modeling of arithmetic components in 45nm ASICs technology

 Yehya Nasser , Carlo Sau , Jean-Christophe Prévotet , Tiziana Fanni , Francesca Palumbo , et al.
the 16th ACM International Conference, Apr 2019, Alghero, Italy. pp.183-189
Communication dans un congrès hal-02165618v1
Image document

Power Modeling for Fast & Early Power Estimation of FPGA-based Communications Systems

 Yehya Nasser , Jean-Christophe Prévotet , Maryline Hélard
12ème Colloque du GDR SoC/SiP, Jun 2017, Bordeaux, France
Poster de conférence hal-01680485v1
Image document

RTL to Transistor Level Power Modelling and Estimation Techniques for FPGA and ASIC: A Survey

 Yehya Nasser , Jordane Lorandel , Jean-Christophe Prevotet , Maryline Hélard
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40 (3), pp.479-493. ⟨10.1109/TCAD.2020.3003276⟩
Article dans une revue hal-02866921v1
Page :