Impact of endurance degradation on the programming efficiency and the energy consumption of NOR flash memories
V. Della Marca
,
J. Postel-Pellerin
,
G. Just
,
P. Canet
,
J.-L. Ogier
Article dans une revue
hal-01760459v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Comprehensive Phase-Change Memory Compact Model for Circuit Simulation
Corentin Pigot
,
Marc Bocquet
,
Fabien Gilibert
,
Marina Reyboz
,
Olga Cueto
,
et al.
Article dans une revue
hal-01869957v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Experimental study to push the Flash floating gate memories toward low energy applications
V. Della Marca
,
A. Regnier
,
J. Ogier
,
R. Simola
,
S. Niel
,
et al.
2011 International Semiconductor Device Research Symposium (ISDRS) , Dec 2011, College Park, France. pp.73 - 77,
⟨10.1109/ISDRS.2011.6135271⟩
Communication dans un congrès
hal-01760595v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Growth and In-line Characterization of Silicon Nanodots Integrated in Discrete Charge Trapping Non-volatile Memories
J. Amouroux
,
V. Della Marca
,
E. Petit
,
D. Deleruyelle
,
Magali Putero
,
et al.
Article dans une revue
hal-01760606v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A new non-volatile memory cell based on the flash architecture for embedded low energy applications: ATW (Asymmetrical Tunnel Window)
J. Bartoli
,
V. Della Marca
,
J. Delalleau
,
A. Regnier
,
S. Niel
,
et al.
Communication dans un congrès
hal-01760564v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Phenomenological modelling of non-volatile memory threshold voltage shift induced by nonlinear ionization with a femtosecond laser
Philippe Chiquet
,
Maxime Chambonneau
,
V. Della Marca
,
Jérémy Postel-Pellerin
,
Pierre Canet
,
et al.
Article dans une revue
hal-02137915v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Push the flash floating gate memories toward the future low energy application
V. Della Marca
,
G. Just
,
A. Regnier
,
L. Ogier
,
R. Simola
,
et al.
Article dans une revue
hal-01760461v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
How to improve the silicon nanocrystal memory cell performances for low power applications
V. Della Marca
,
J. Amouroux
,
G. Molas
,
J. Postel-Pellerin
,
F. Lalande
,
et al.
Communication dans un congrès
hal-01760587v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Programming optimization for low energy NOR Flash memories
V. Della Marca
,
J. Postel-Pellerin
,
G. Just
,
P. Canet
,
J.-L. Ogier
Non-Volatile Memory Workshop , Mar 2015, San Diego, United States
Poster de conférence
hal-01760653v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Optimization of the ATW Non-Volatile Memory for Connected Smart Objects
Jonathan Bartoli
,
V. Della Marca
,
Jérémy Postel-Pellerin
,
Julien Delalleau
,
Arnaud Regnier
,
et al.
Communication dans un congrès
hal-01760536v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Benchmarking and optimization of trench-based multi-gate transistors in a 40 nm non-volatile memory technology
Romeric Gay
,
Vincenzo Della Marca
,
Hassen Aziza
,
Arnaud Regnier
,
Stephan Niel
,
et al.
2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) , Jun 2021, Montpellier, France. pp.1-4,
⟨10.1109/DTIS53253.2021.9505093⟩
Communication dans un congrès
hal-03502360v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Quantitative correlation between Flash and equivalent transistor for endurance electrical parameters extraction
V. Della Marca
,
J. Postel-Pellerin
,
T. Kempf
,
A. Regnier
,
P. Chiquet
,
et al.
Article dans une revue
hal-01900789v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Dynamic behavior of silicon nanocrystal memories during the hot carrier injection
V. Della Marca
,
L. Masoero
,
J. Postel-Pellerin
,
F. Lalande
,
J. Amouroux
,
et al.
Communication dans un congrès
hal-01760571v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Advanced experimental setup for reliability and current consumption measurements of Flash non-volatile memories
V. Della Marca
,
T. Wakrim
,
J. Postel-Pellerin
,
P. Canet
IMEKO TC4 , Sep 2014, Benevento, Italy
Communication dans un congrès
hal-01760548v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Characterization and modeling of advanced charge trapping non volatile memories
V. Della Marca
Micro and nanotechnologies/Microelectronics. Université d'Aix-Marseille, 2013. English.
⟨NNT : ⟩
Thèse
tel-01760693v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
NVM cell degradation induced by femtosecond laser backside irradiation for reliability tests
V. Della Marca
,
M. Chambonneau
,
S. Souiki-Figuigui
,
J. Postel-Pellerin
,
P. Canet
,
et al.
Communication dans un congrès
hal-01418479v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Energy consumption optimization in nonvolatile silicon nanocrystal memories
V. Della Marca
,
Julien Amouroux
,
Julien Delalleau
,
Laurent Lopez
,
Jean-Luc Ogier
,
et al.
Communication dans un congrès
hal-01760593v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Simulation of the programming efficiency and the energy consumption of Flash memories during endurance degradation
J. Postel-Pellerin
,
P. Chiquet
,
V. Della Marca
Communication dans un congrès
hal-01436469v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Threshold voltage bitmap analysis methodology: Application to a 512kB 40nm Flash memory test chip
T. Kempf
,
V. Della Marca
,
L. Baron
,
F. Maugain
,
F. La Rosa
,
et al.
Communication dans un congrès
hal-01900771v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Impact of CMOS Post Nitridation Annealing on Reliability of 40nm 512kB Embedded Flash Array
Thibault Kempf
,
Marc Mantelli
,
François Maugain
,
Arnaud Regnier
,
Jean-Michel Portal
,
et al.
2017 IEEE International Integrated Reliability Workshop (IIRW) , Oct 2017, Fallen Leaf Lake, CA, United States
Communication dans un congrès
hal-01900747v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
True random number generation exploiting SET voltage variability in resistive RAM memory arrays
Jérémy Postel-Pellerin
,
Hussein Bazzi
,
Hassen Aziza
,
Pierre Canet
,
Mathieu Moreau
,
et al.
Communication dans un congrès
hal-03504849v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
TCAD investigation of zero-cost high voltage transistor architectures for logic memory circuits
Jordan Locati
,
Christian Rivero
,
Julien Delalleau
,
V. Della Marca
,
Karine Coulié
,
et al.
2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) , Sep 2019, Udine, Italy. pp.1-4,
⟨10.1109/SISPAD.2019.8870384⟩
Communication dans un congrès
hal-02332336v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A Novel Trench-Based Triple Gate Transistor With Enhanced Driving Capability
R. Gay
,
V. Della Marca
,
Hassen Aziza
,
M. Mantelli
,
F. Trenteseaux
,
et al.
Article dans une revue
hal-03504285v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Effects of Lightly Doped Drain and Channel Doping Variations on Flash Memory Performances and Reliability
Guillaume Just
,
V. Della Marca
,
Arnaud Regnier
,
Jean-Luc Ogier
,
Jérémy Postel-Pellerin
,
et al.
Article dans une revue
hal-01760474v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A new flash architecture for embedded low energy applications: ATW (Asymmetrical Tunnel Window)
J. Bartoli
,
V. Della Marca
,
Julien Delalleau
,
Arnaud Regnier
,
S. Niel
,
et al.
Non-Volatile Memory Workshop , Mar 2014, San Diego, United States
Poster de conférence
hal-01760651v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Correlation between 1064 nm laser attack and thermal behavior in STT-MRAM
Nicole Yazigy
,
J. Postel-Pellerin
,
G. Di Pendina
,
R.C. Sousa
,
V. Della Marca
,
et al.
Article dans une revue
hal-04524638v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Low Cost Diode as Selector Device for Embedded Phase Change Memory in Advanced FD-SOI Technology
Jean-Jacques Fagot
,
Philippe Boivin
,
V. Della Marca
,
Jeremie Postel-Pellerin
,
Damien Deleruyelle
,
et al.
Communication dans un congrès
hal-01900758v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
True Random Number Generator Integration in a Resistive RAM Memory Array Using Input Current Limitation
Hassen Aziza
,
Jeremy Postel-Pellerin
,
Hussein Bazzi
,
Pierre Canet
,
Mathieu Moreau
,
et al.
Article dans une revue
hal-03504843v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Investigation of $I-V$ Linearity in TaO x -Based RRAM Devices for Neuromorphic Applications
Changhyuck Sung
,
Andrea Padovani
,
Bastien Beltrando
,
Donguk Lee
,
Myunghoon Kwak
,
et al.
Article dans une revue
hal-02332457v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Morphology and reliability aspects of 40 nm eSTM™ architecture
Franck Melul
,
V. Della Marca
,
Marc Bocquet
,
Madjid Akbal
,
Pierre Laine
,
et al.
Article dans une revue
hal-03596892v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More