- 2
- 1
- 1
VB
Vincent Beroulle
4
Documents
Présentation
Vincent Beroulle received an Engineer Degree from the National Polytechnical Institute of Grenoble (INPG) in 1996, and a Master's Degree and a Ph.D. in Microelectronics from the University of Montpellier II, respectively in 1999 and 2002. He is currently a Professor at the Grenoble Institute of Technology. He is head of the LCIS laboratory. His main interest concerns the security and safety of complex integrated circuits and systems. In particular, his work deals with fault modeling and fault injection with emulation platforms with a specific focus on IoT and RFID technologies.
Publications
- 4
- 4
- 4
- 4
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
|
|
High-level fault injection to assess FMEA on critical systemsMicroelectronics Reliability, 2021, 122, pp.114135. ⟨10.1016/j.microrel.2021.114135⟩
Article dans une revue
hal-03271978v1
|
Cross-layer Approach to Assess FMEA on Critical Systems and Evaluate High-Level Model Realism29th IFIP/IEEE International Conference on very Large Scale Integration, VLSI-SoC 2021, Oct 2021, Singapour, Singapore
Communication dans un congrès
hal-03353865v1
|
|
Cross Layer Fault Simulations for Analyzing the Robustness of RTL Designs in Airborne Systems23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Apr 2020, Novi Sad, Serbia. pp.1-4, ⟨10.1109/DDECS50862.2020.9095559⟩
Communication dans un congrès
hal-02937868v1
|
|
High Level Fault Injection Method for Evaluating Critical System Parameter Ranges2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Nov 2020, Glasgow, United Kingdom. pp.1-4, ⟨10.1109/ICECS49266.2020.9294821⟩
Communication dans un congrès
hal-03136621v1
|