- 9
- 7
- 2
- 1
Serge Weber
32%
Libre accès
19
Documents
Identifiants chercheurs
- serge-webe
- 0000-0002-7851-9916
- IdRef : 031823343
Présentation
Publications
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 19
- 6
- 6
- 6
- 4
- 3
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 15
- 4
- 2
- 2
- 1
- 1
- 2
- 2
- 1
- 2
- 1
- 2
- 2
- 2
- 2
- 2
- 1
Modélisation et accélération de réseaux de neurones profonds (CNN) en Python/VHDL/C++ et leur vérification et test à l’aide de l’environnement Pynq sur les FPGA XilinxJournal sur l'enseignement des sciences et technologies de l'information et des systèmes, 2022, 21, pp.1028. ⟨10.1051/j3ea/20220028⟩
Article dans une revue
hal-03938235v1
|
|
A scalable and adaptable hardware NoC-based self organizing mapMicroprocessors and Microsystems: Embedded Hardware Design , 2018, 57, pp.1-14. ⟨10.1016/j.micpro.2017.12.007⟩
Article dans une revue
hal-03938572v1
|
|
|
Caractérisation d'une IP VHDL de réseau sur puce en SystemCJournal sur l'enseignement des sciences et technologies de l'information et des systèmes, 2017, JPCNFM 2016 – 14e journées pédagogiques du CNFM (Coordination nationale pour la formation en micro-électronique et en nanotechnologies), 16, pp.1019. ⟨10.1051/j3ea/20171019⟩
Article dans une revue
hal-02337863v1
|
CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAsMicroprocessors and Microsystems: Embedded Hardware Design , 2009, 33 (1), pp.24-36. ⟨10.1016/j.micpro.2008.08.004⟩
Article dans une revue
hal-02337797v1
|
|
|
Design of a fully digital controller for a shunt three-phase active filter using VHDL-AMS languageInternational Journal of Electronics, 2008, 95 (10), pp.1055-1071. ⟨10.1080/00207210802343968⟩
Article dans une revue
hal-02337964v1
|
Adaptable thermal compensation system for strain gage sensors based on programmable chipSensors and Actuators A: Physical , 2005, 119 (2), pp.412-417. ⟨10.1016/j.sna.2004.10.021⟩
Article dans une revue
hal-02337777v1
|
Drowsiness Detection with a Limited Number of EEG Physiological Signals2022 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS), Jun 2022, Cairo, Egypt. pp.01-05, ⟨10.1109/DTS55284.2022.9809842⟩
Communication dans un congrès
hal-04140618v1
|
|
Scalable, dynamic and growing hardware self-organizing architecture for real-time vector quantization2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Nov 2020, Glasgow, France. pp.1-4, ⟨10.1109/ICECS49266.2020.9294921⟩
Communication dans un congrès
hal-03938456v1
|
|
A Multi-Application, Scalable and Adaptable Hardware SOM Architecture2019 International Joint Conference on Neural Networks (IJCNN), Jul 2019, Budapest, France. pp.1-8, ⟨10.1109/IJCNN.2019.8851797⟩
Communication dans un congrès
hal-03043437v1
|
|
High performance scalable hardware SOM architecture for real-time vector quantization2018 IEEE International Conference on Image Processing, Applications and Systems (IPAS), Dec 2018, Sophia Antipolis, France. ⟨10.1109/IPAS.2018.8708863⟩
Communication dans un congrès
hal-03982206v1
|
|
|
A hardware configurable self-organizing map for real-time color quantization2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS), Dec 2016, Monte Carlo, Monaco. pp.336-339, ⟨10.1109/ICECS.2016.7841201⟩
Communication dans un congrès
hal-02065661v1
|
Methodology and reconfigurable architecture for effective placement of variable-size hardware tasks2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Jun 2013, Torino, Italy. pp.156-163, ⟨10.1109/AHS.2013.6604240⟩
Communication dans un congrès
hal-03983256v1
|
|
Methodology and reconfigurable architecture for effective placement of variable-size hardware tasksAHS 2013 NASA/ESA Conference on Adaptive Hardware and Systems, Jun 2013, Turin, Italy. pp.156-163, ⟨10.1109/AHS.2013.6604240⟩
Communication dans un congrès
hal-01397753v1
|
|
A New Self-managing Hardware Design Approach for FPGA-Based Reconfigurable Systems2009 IEEE International Symposium on Broadband Multimedia Systems and Broadcasting (BMSB), May 2009, Bilbao, Spain. pp.160-171, ⟨10.1007/978-3-540-78610-8_17⟩
Communication dans un congrès
hal-03938686v1
|
|
A New High-Performance Scalable Dynamic Interconnection for FPGA-based Reconfigurable Systems2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP), Jul 2008, Leuven, France. pp.61-66, ⟨10.1109/ASAP.2008.4580155⟩
Communication dans un congrès
hal-03938508v1
|
|
A Hardware Preemptive Multitasking Mechanism Based on Scan-path Register Structure for FPGA-based Reconfigurable Systems2007 2nd NASA/ESA Conference on Adaptive Hardware and Systems, Aug 2007, Edinburgh, United Kingdom. pp.358-364, ⟨10.1109/AHS.2007.4⟩
Communication dans un congrès
hal-03938501v1
|
|
|
CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs2007 International Conference on Field Programmable Logic and Applications, Aug 2007, Amsterdam, France. pp.753-756, ⟨10.1109/FPL.2007.4380761⟩
Communication dans un congrès
hal-02065680v1
|
Large-scale distributed and scalable SOM-based architecture for high-dimensional data reductionMuhammad Zeeshan Shakir; Naeem Ramzan. AI for Emerging Verticals: Human-robot computing, sensing and networking, Institution of Engineering and Technology, pp.315-336, 2020, 9781785619823. ⟨10.1049/pbpc034e_ch16⟩
Chapitre d'ouvrage
hal-03938441v1
|
|
|
A Scalable Flexible SOM NoC-based Hardware ArchitectureAdvances in Self-Organizing Maps and Learning Vector Quantization, pp.165-175, 2016, ⟨10.1007/978-3-319-28518-4_14⟩
Chapitre d'ouvrage
hal-02065672v1
|