Accéder directement au contenu
PP

Philippe POURE

10
Documents
Identifiants chercheurs

Présentation

**Personal information** **Philippe POURE** Nationality: French – Birthdate: September 9th 1968 – Married – 2 children Status: Full Professor at Université de Lorraine – Faculté des Sciences et Technologies, Nancy, France Research unit: Institut Jean Lamour (IJL), CNRS UMR 7198 - <https://ijl.univ-lorraine.fr/> Google Scholar identifier : [https://scholar.google.com/citations?user=hKni3IIAAAAJ&amp;hl=fr&amp;oi=ao](https://scholar.google.com/citations?user=hKni3IIAAAAJ&hl=fr&oi=ao) **Education** · 2010 – French Accreditation to supervise research and PhD students - French “Habilitation Diploma” - Université Henri Poincaré – Nancy 1 (France) · 1995 – PhD in Electrical Engineering, Institut National Polytechnique de Lorraine, Nancy, France. · 1991 – Diplôme d’études Approfondies (DEA), Procédés et Traitement de l’énergie électrique (PROTEE), Institut National Polytechnique de Lorraine, Nancy, France. · 1991 – Engineer Diploma – Ecole Nationale Supérieure d’Electricité et de Mécanique (ENSEM) - Institut National Polytechnique de Lorraine, Nancy, France. **Positions** · 2020 – Full Professor at the Faculty of Sciences and Technologies of the Université de Lorraine. · 2004-2020 – Associate professor at the Faculty of Sciences and Technologies of the Université de Lorraine. · 1995-2004 – Associate professor at Université de Strasbourg 1. · 1992-1995 – Research and Teaching assistant at the Institut National Polytechnique de Lorraine, Nancy, France.

Publications

787947

Design methodology of VLSI power electronics digital controller based on Matlab-Modelsim co-simulation

Juliano Katrib , Philippe Poure , Shahram Karimi , Shahrokh Saadate
2008 IEEE International Symposium on Industrial Electronics (ISIE 2008), Jun 2008, Cambridge, United Kingdom. pp.1751-1756, ⟨10.1109/ISIE.2008.4676983⟩
Communication dans un congrès hal-03565776v1

FPGA-based hardware in the loop validation for fault tolerant three-phase active filter

Shahram Karimi , Shahrokh Saadate , Philippe Poure
2008 IEEE International Symposium on Industrial Electronics (ISIE 2008), Jun 2008, Cambridge, United Kingdom. pp.2189-2194, ⟨10.1109/ISIE.2008.4676980⟩
Communication dans un congrès hal-03565790v1

High performances reference current generation for shunt active filter under distorted and unbalanced conditions

Shahram Karimi , Philippe Poure , Shahrokh Saadate
2008 IEEE Power Electronics Specialists Conference - PESC 2008, Jun 2008, Rhodes, Greece. pp.195-201, ⟨10.1109/PESC.2008.4591924⟩
Communication dans un congrès hal-03565799v1

A fault tolerant three-leg shunt active filter using FPGA for fast switch failure detection

Shahram Karimi , Philippe Poure , Shahrokh Saadate
2008 IEEE Power Electronics Specialists Conference - PESC 2008, Jun 2008, Rhodes, Greece. pp.3342-3347, ⟨10.1109/PESC.2008.4592471⟩
Communication dans un congrès hal-03565812v1

Reference current generation without PLL for shunt active filter under distorted and unbalanced conditions

Shahram Karimi , Shahrokh Saadate , Philippe Poure
2008 IEEE International Symposium on Industrial Electronics (ISIE 2008), Jun 2008, Cambridge, United Kingdom. pp.363-368, ⟨10.1109/ISIE.2008.4676985⟩
Communication dans un congrès hal-03565792v1