- 8
- 1
Pascal Benoit
9
Documents
Publications
- 3
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 9
- 9
- 5
- 5
- 4
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 2
- 5
|
Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power microcontrollersIEEE Access, 2019, 7, pp.58085-58093. ⟨10.1109/ACCESS.2019.2906942⟩
Article dans une revue
lirmm-02079679v1
|
|
Normally-Off Computing and Checkpoint/Rollback for Fast, Low-Power, and Reliable DevicesIEEE Magnetics Letters, 2017, 8, pp.1-5. ⟨10.1109/LMAG.2017.2712780⟩
Article dans une revue
hal-01767897v1
|
|
A universal spintronic technology based on Multifunctional Standardized StackDATE 2020 - 23rd Design, Automation and Test in Europe Conference and Exhibition, Mar 2020, Grenoble, France. pp.394-399, ⟨10.23919/DATE48585.2020.9116321⟩
Communication dans un congrès
hal-03753403v1
|
|
Using multifunctional standardized stack as universal spintronic technology for IoTDATE 2018 - 21st Design, Automation and Test in Europe Conference and Exhibition, Mar 2018, Dresden, Germany. pp.931-936, ⟨10.23919/DATE.2018.8342143⟩
Communication dans un congrès
hal-01864468v1
|
|
From spintronic devices to hybrid CMOS/magnetic system on chipIFIP International Conference on Very Large Scale Integration (VLSI-SoC 2018), Oct 2018, Verona, Italy. pp.188-191, ⟨10.1109/VLSI-SoC.2018.8644875⟩
Communication dans un congrès
hal-01982791v1
|
|
GREAT: HeteroGeneous IntegRated Magnetic tEchnology Using Multifunctional Standardized sTackISVLSI 2017 - International Symposium on Very Large Scale Integration, Jul 2017, Bochum, Germany. pp.344-349, ⟨10.1109/ISVLSI.2017.67⟩
Communication dans un congrès
lirmm-01708599v1
|
|
A novel SRAM -STT-MRAM hybrid cache implementation improving cache performanceNANOARCH: Nanoscale Architectures, Jul 2017, Newport, United States. pp.39-44, ⟨10.1109/NANOARCH.2017.8053704⟩
Communication dans un congrès
lirmm-01548938v1
|
|
Embedded systems to high performance computing using STT-MRAMDATE 2017 - 20th Design, Automation and Test in Europe Conference and Exhibition, Mar 2017, Lausanne, Switzerland. pp.536-541, ⟨10.23919/DATE.2017.7927046⟩
Communication dans un congrès
lirmm-01548996v1
|
|
Exploration of magnetic memory for ultra low-power systems-on-chipPoster de conférence lirmm-01548980v1 |