Filtrer vos résultats
- 64
- 22
- 56
- 10
- 8
- 4
- 2
- 2
- 1
- 1
- 1
- 1
- 8
- 85
- 1
- 3
- 1
- 3
- 3
- 8
- 4
- 1
- 6
- 10
- 8
- 6
- 9
- 7
- 6
- 3
- 1
- 1
- 2
- 4
- 83
- 3
- 84
- 82
- 54
- 21
- 21
- 8
- 6
- 5
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 86
- 33
- 19
- 14
- 8
- 7
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
86 résultats
|
VCU: The Three Dimensions of Reuse15th International Conference on Software Reuse (ICSR-15), May 2016, Limassol, Cyprus
Communication dans un congrès
hal-01287720v1
|
||
|
Debugging and Verification Tools for LINGUA FRANCA in GEMOC StudioFDL 2021 - Forum on specification & Design Languages, Sep 2021, Antibes, France. ⟨10.1109/FDL53530.2021.9568383⟩
Communication dans un congrès
hal-03374955v1
|
||
|
Early timing analysis based on scenario requirements and platform modelsSoftware and Systems Modeling, 2022, 21, ⟨10.1007/s10270-022-01002-3⟩
Article dans une revue
hal-03375049v1
|
||
|
Tool Support for the Analysis of TADL2 Timing Constraints using TimeSquareICECCS'2013 - 18th International Conference on Engineering of Complex Computer Systems, Jul 2013, Singapore, Singapore
Communication dans un congrès
hal-00850673v1
|
||
|
Logical time at work: capturing data dependencies and platform constraintsForum for Design Languages (FDL), Electronic Chips & Systems design Initiative (ECSI), Sep 2010, Southampton, United Kingdom. pp.240-246
Communication dans un congrès
inria-00545866v1
|
||
|
GEMOC 2014 2nd International Workshop on The Globalization of Modeling LanguagesBenoit Combemale; Julien Deantoni; Robert France. GEMOC 2014 co-located with MODELS 2014, Sep 2014, Valencia, France. 1236, , pp.82, 2014, CEUR-WS, 1613-0073
Proceedings/Recueil des communications
hal-01074602v1
|
||
|
Toward a TLM to RTL refinement : a formal approach3rd Junior Researcher Workshop on Real-Time Computing (JRWRTC 2009), Oct 2009, Paris, France
Communication dans un congrès
inria-00494224v1
|
||
A timing model for specifying multi clock automotive systems. The Timing Augmented Description Language V2ICECCS 2012 - 17th International Conference on Engineering of Complex Computer Systems, Jul 2012, Paris, France. pp.230-239
Communication dans un congrès
hal-00687562v1
|
|||
|
Reifying Concurrency for Executable MetamodelingSLE - 6th International Conference on Software Language Engineering, Oct 2013, Indianapolis, IN, United States. pp.365-384, ⟨10.1007/978-3-319-02654-1_20⟩
Communication dans un congrès
hal-00850770v2
|
||
|
Multi-View Power Modeling based on UML MARTE and SysML[Research Report] RR-7934, INRIA. 2012, pp.19
Rapport
hal-00688853v1
|
||
|
Scheduling Multi Clock Real Time Systems: From Requirements to ImplementationInternational Symposium on Object/Component/Service-oriented Real-time Distributed Computing, Mar 2011, Newport Beach, United States. pp.50; 57, ⟨10.1109/ISORC.2011.16⟩
Communication dans un congrès
inria-00586851v1
|
||
Joint Proceedings of GEMOC '13 and AMINO '13 @ MODELS 2013Combemale, Benoit and Deantoni, Julien and France, Robert B. and Barn, Balbir and Clark, Tony and Frank, Ulrich and Kulkarni, Vinay and Turk, Dan. CEUR-WS, 1102, pp.88, 2013
Ouvrages
hal-00916282v1
|
|||
|
Semantic Multi-View model for Low-PowerJournées nationales IDM, CAL, et du GDR GPL, Jun 2011, Lille, France. pp.19
Communication dans un congrès
hal-00596239v1
|
||
Power consumption analysis using multi-view modelingPATMOS - 23th International Workshop on Power and Timing Modeling, Optimization and Simulation, Sep 2013, Karlsruhe, Germany. pp.235-238, ⟨10.1109/PATMOS.2013.6662180⟩
Communication dans un congrès
hal-00906733v1
|
|||
|
A Tool-Supported Approach for Concurrent Execution of Heterogeneous Models8th European Congress on Embedded Real Time Software and Systems (ERTS 2016), 2016, Toulouse, France
Communication dans un congrès
hal-01258358v1
|
||
Co-simulation: The Past, Future, and Open ChallengesLeveraging Applications of Formal Methods, Verification and Validation. Distributed Systems, 2018, Limassol, Cyprus. pp.504--520
Communication dans un congrès
hal-01913822v1
|
|||
|
A Semantic-Aware, Accurate and Efficient API for (Co-)Simulation of CPSCoSim-CPS 2020 - Software Engineering and Formal Methods. SEFM 2020 Collocated Workshops, Sep 2020, Amsterdam / Online, Netherlands. ⟨10.1007/978-3-030-67220-1_21⟩
Communication dans un congrès
hal-03038527v1
|
||
|
CoSim20: An Integrated Development Environment for Accurate and Efficient Distributed Co-SimulationsICISE 2020 - 5th International Conference on Information Systems Engineering, Nov 2020, Manchester / Virtual, United Kingdom
Communication dans un congrès
hal-03038547v1
|
||
|
Time in SCChartsLanguage, Design Methods, and Tools for Electronic System Design, Springer, pp.1-25, 2019, ⟨10.1007/978-3-030-31585-6_1⟩
Chapitre d'ouvrage
hal-02434885v1
|
||
UML MARTE Time Model and Its Clock Constraint Specification LanguageAlessandra Bagnato; Leandro Soares Indrusiak; Imran Rafiq Quadri; Matteo Rossi. Embedded Systems Design, IGI Global, 2014, Handbook of Research on, 9781466661943. ⟨10.4018/978-1-4666-6194-3.ch002⟩
Chapitre d'ouvrage
hal-01079039v1
|
|||
|
CCSL denotational semantics[Research Report] RR-8628, Inria. 2014, pp.29
Rapport
hal-01082274v1
|
||
|
A Behavioral Coordination Operator Language (BCOoL)International Conference on Model Driven Engineering Languages and Systems (MODELS), Sep 2015, Ottawa, Canada. pp.462
Communication dans un congrès
hal-01182773v1
|
||
|
Model driven engineering method for SAIA architecture designIngénierie Dirigée par les Modèles, Jun 2006, Lille, France
Communication dans un congrès
inria-00587200v1
|
||
|
Explicit Control of Dataflow Graphs with MARTE/CCSLMODELSWARD 2017 - 5th International Conference on Model-Driven Engineering and Software Development, MODELSWARD 2017, Feb 2017, Porto, Portugal. pp.542-549, ⟨10.5220/0006269505420549⟩
Communication dans un congrès
hal-01644294v1
|
||
|
Execution of Heterogeneous Models for Thermal Analysis with a Multi-view ApproachFDL 2014 : Forum on specification and Design Languages, Oct 2014, Munich, Germany
Communication dans un congrès
hal-01060309v1
|
||
|
The Time Model of Logical Clocks available in the OMG MARTE profileSandeep K. Shukla and Jean-Pierre Talpin. Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction, Springer Science+Business Media, LLC 2010, pp.28, 2010, 978-1-4419-6399-4
Chapitre d'ouvrage
inria-00495664v1
|
||
Progressive and explicit refinement of scheduling for multidimensional data-flow applications using uml marteDesign Automation for Embedded Systems, 2012, 16 (2), pp.137-169. ⟨10.1007/s10617-012-9093-y⟩
Article dans une revue
istex
hal-00727239v1
|
|||
|
A Model-Based Approach for Reconciliation of Polychronous Execution TracesSEAA 2011 - 37th EUROMICRO Conference on Software Engineering and Advanced Applications, Aug 2011, Oulu, Finland
Communication dans un congrès
inria-00597981v1
|
||
|
Domain Globalization: Using Languages to Support Technical and Social CoordinationInternational Dagstuhl Seminar, Oct 2014, Dagstuhl, Germany. pp.70-87, ⟨10.1007/978-3-319-26172-0_5⟩
Communication dans un congrès
hal-01234653v1
|
||
|
VHDL Observers for Clock Constraint CheckingSymposium on Industrial Embedded Systems, Jul 2010, trento, Italy. ⟨10.1109/SIES.2010.5551372⟩
Communication dans un congrès
inria-00587107v1
|