Filtrer vos résultats
- 32
- 7
- 33
- 4
- 1
- 1
- 1
- 37
- 2
- 2
- 1
- 4
- 2
- 2
- 3
- 2
- 4
- 5
- 1
- 4
- 1
- 1
- 3
- 1
- 2
- 1
- 37
- 2
- 39
- 4
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 39
- 20
- 10
- 8
- 8
- 7
- 6
- 5
- 5
- 5
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
39 résultats
|
|
triés par
|
|
Build Your Own Static WCET analyser: the Case of the Automotive Processor AURIX TC27510th European Congress on Embedded Real Time Software and Systems (ERTS 2020), Jan 2020, Toulouse, France
Communication dans un congrès
hal-02507130v1
|
||
|
Expressing and exploiting path conflicts in WCET analysis16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016) in conjunction with ECRTS, Jul 2016, Toulouse, France. pp. 1-11
Communication dans un congrès
hal-01682967v1
|
||
Working around loops for infeasible path detection in binary programsIEEE International Working Conference on Source Code Analysis and Manipulation, Sep 2017, Shanghai, China. pp.1--10
Communication dans un congrès
hal-03116310v1
|
|||
|
Reducing timing interferences in real-time applications running on multicore architectures18th International Workshop on Worst-Case Execution Time Analysis (WCET 2018), Jul 2018, Barcelone, Spain. pp.1-11
Communication dans un congrès
hal-02181900v1
|
||
|
Using SMT Solving for the Lookup of Infeasible Paths in Binary Programs15th International Workshop on Worst-Case Execution Time Analysis (WCET 2015), Jul 2015, Lund, Sweden. pp. 95-104
Communication dans un congrès
hal-01371783v1
|
||
|
A constraint-based WCET computation framework7th Junior Researcher Workshop on Real-Time Computing (JRWRTC 2013), Oct 2013, Sophia Antipolis, France. pp. 33-36
Communication dans un congrès
hal-01217165v1
|
||
|
Multi-architecture Value Analysis for Machine Code13th International Workshop on Worst-Case Execution Time Analysis - WCET 2013, Jul 2013, Paris, France. pp. 42-52
Communication dans un congrès
hal-01148808v1
|
||
|
Dynamic Branch Resolution based on Combined Static Analyses16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016) in conjunction with ECRTS, Jul 2016, Toulouse, France. pp. 1-10
Communication dans un congrès
hal-01671350v1
|
||
WCET Analysis of Parallel Benchmarks using On-Demand Coherent CacheWorkshop on High-performance and Real-time Embedded Systems, Jan 2015, Amsterdam, Unknown Region
Communication dans un congrès
hal-03190215v1
|
|||
|
A framework to experiment optimizations for real-time and embedded softwareInternational Conference on Embedded Real Time Software and Systems (ERTS2), May 2010, Toulouse, France
Communication dans un congrès
inria-00539973v1
|
||
Case study: Performance and WCET analysis for parallelised avionic applications with ODC2IEEE 13th International Conference on Industrial Informatics (INDIN 2015), IEEE Industrial Electronics Society; Anglia Ruskin University, Jul 2015, Cambridge, UK, United Kingdom. pp.1400--1407, ⟨10.1109/INDIN.2015.7281939⟩
Communication dans un congrès
hal-03193105v1
|
|||
|
Validation of real-time properties of a robotic software architecture6th National Conference on Control Architectures of Robots, INRIA Grenoble Rhône-Alpes, May 2011, Grenoble, France. 7 p
Communication dans un congrès
inria-00599689v1
|
||
|
Validating Static WCET Analysis: A Method and Its Application19th International Workshop on Worst-Case Execution Time Analysis (WCET 2019), Jul 2019, Stuttgart, Germany. pp.6:1-6:10, ⟨10.4230/OASIcs.WCET.2019.6⟩
Communication dans un congrès
hal-02924072v1
|
||
|
Using execution graphs to model a prefetch and write buffers and its application to the Bostan MPPA9th European Congress on Embedded real time Software and Systems (ERTS 2018), Jan 2018, Toulouse, France
Communication dans un congrès
hal-02441594v1
|
||
|
Assessing Software Abstractions in WCET Analysis of Reactive Programs[Research Report] TR-2018-2, Verimag, Université Grenoble Alpes. 2018
Rapport
hal-02531058v1
|
||
Parallelizing Industrial Hard Real-Time Applications for the parMERASA MulticoreACM Transactions on Embedded Computing Systems (TECS), 2016, 15 (3), ⟨10.1145/2910589⟩
Article dans une revue
hal-03159046v1
|
|||
|
OTAWA, a Framework for Experimenting WCET ComputationsConference ERTS'06, Jan 2006, Toulouse, France
Communication dans un congrès
hal-02270434v1
|
||
|
Accurate analysis of memory latencies for WCET estimation16th International Conference on Real-Time and Network Systems (RTNS 2008), Isabelle Puaut, Oct 2008, Rennes, France
Communication dans un congrès
inria-00336530v1
|
||
|
Hardware architecture specification and constraint-based WCET computation8th IEEE International Symposium on Industrial Embedded Systems (SIES 2013), Jun 2013, Porto, Portugal. pp.259-268, ⟨10.1109/SIES.2013.6601499⟩
Communication dans un congrès
hal-01148073v1
|
||
|
A Framework to Quantify the Overestimations of Static WCET Analysis15th International Workshop on Worst-Case Execution Time Analysis (WCET 2015), Jul 2015, Lund, Sweden. pp. 1-10
Communication dans un congrès
hal-01371787v1
|
||
|
Improving the Performance of WCET Analysis in the Presence of Variable Latencies21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), Jun 2020, London, United Kingdom. pp.119-130, ⟨10.1145/3372799.3394371⟩
Communication dans un congrès
hal-02777132v1
|
||
|
Speculative Execution and Timing Predictability in an Open Source RISC-V CoreIEEE Real-Time Systems Symposium (RTSS 2021), Dec 2021, Dortmund, Germany. pp.393-404, ⟨10.1109/RTSS52674.2021.00043⟩
Communication dans un congrès
hal-03477573v1
|
||
|
A Framework for Calculating WCET Based on Execution Decision DiagramsACM Transactions on Embedded Computing Systems (TECS), 2022, 21 (3), pp.3476879. ⟨10.1145/3476879⟩
Article dans une revue
hal-03620216v1
|
||
|
Formal Architecture Specification for Time AnalysisInternational Conference on Architecture of Computing Systems (ARCS 2014), Feb 2014, Lubeck, Germany. pp.98-110, ⟨10.1007/978-3-319-04891-8_9⟩
Communication dans un congrès
hal-01141443v1
|
||
|
OTAWA: An Open Toolbox for Adaptive WCET Analysis8th IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems (SEUS), Oct 2010, Waidhofen/Ybbs, Austria. pp.35-46, ⟨10.1007/978-3-642-16256-5_6⟩
Communication dans un congrès
hal-01055378v1
|
||
|
Déterminer le WCET d'applications temps-réel en présence de latences d'exécution variablesConférence francophone d'informatique en Parallélisme, Architecture et Système (COMPAS 2021), CC-IN2P3 - Centre de Calcul de l’IN2P3 (USR6402); LIP - Laboratoire de l’Informatique du Parallélisme (UMR5668), Jul 2021, Lyon (en virtuel), France
Communication dans un congrès
hal-03283696v1
|
||
|
MINOTAuR: a Timing Predictable RISC-V Core Featuring Speculative ExecutionIEEE Transactions on Computers, 2023, 72 (1), pp.183-195. ⟨10.1109/TC.2022.3200000⟩
Article dans une revue
hal-03773263v1
|
||
|
Experiences and Results of Parallelisation of Industrial Hard Real-time Applications for the parMERASA Multi-core3rd Workshop on High-performance and Real-time Embedded Systems (HiRES 2015) in conjunction with HiPEAC 2015, Luís Miguel Pinho, CISTER, Portugal; Eduardo Quiñones, BSC, Spain; Sascha Uhrig, TU Dortmund, Germany, Jan 2015, Amsterdam, Netherlands
Communication dans un congrès
hal-03190214v1
|
||
A Design Flow for Critical Embedded Systems5th IEEE Symposium on Industrial Embedded Systems (SIES 2010), Jul 2010, Trento, Italy. pp.229 - 233, ⟨10.1109/SIES.2010.5551393⟩
Communication dans un congrès
hal-00517392v1
|
|||
|
Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks34th International Conference on Architecture of Computing Systems (ARCS 2021), Jun 2021, Online, Germany. pp.19-34, ⟨10.1007/978-3-030-81682-7_2⟩
Communication dans un congrès
hal-03287067v1
|
- 1
- 2