Accéder directement au contenu
GR

Guillaume Revy

29
Documents
Identifiants chercheurs

Présentation

<http://perso.univ-perp.fr/guillaume.revy/>

Publications

Image document

Meta-implementation of vectorized logarithm function in binary floating-point arithmetic

Hugues de Lassus Saint-Geniès , Nicolas Brunie , Guillaume Revy
ASAP 2018 - 29th IEEE International Conference Application-specific Systems, Architectures and Processors, Jul 2018, Milan, Italy. pp.1-8, ⟨10.1109/ASAP.2018.8445102⟩
Communication dans un congrès lirmm-01840853v1
Image document

Performances de schémas d'évaluation polynomiale sur architectures vectorielles

Hugues de Lassus Saint-Geniès , Guillaume Revy
ComPAS: Conférence en Parallélisme, Architecture et Système, Lab-STICC, Jul 2016, Lorient, France
Communication dans un congrès lirmm-01324740v1
Image document

Automated design of floating-point logarithm functions on integer processors

Guillaume Revy
23rd IEEE Symposium on Computer Arithmetic, Jul 2016, Silicon Valley, Santa Clara, CA, United States. pp.172-180, ⟨10.1109/ARITH.2016.28⟩
Communication dans un congrès lirmm-01276677v1
Image document

Réduction d'argument basée sur les triplets pythagoriciens pour l'évaluation de fonctions trigonométriques

Hugues de Lassus Saint-Geniès , David Defour , Guillaume Revy
ComPAS: Conférence en Parallélisme, Architecture et Système, Jun 2015, Lille, France
Communication dans un congrès lirmm-01136772v1
Image document

Range Reduction Based on Pythagorean Triples for Trigonometric Function Evaluation

Hugues de Lassus Saint-Geniès , David Defour , Guillaume Revy
ASAP 2015 - 26th IEEE International Conference Application-specific Systems, Architectures and Processors, Jul 2015, Toronto, Canada. pp.74-81, ⟨10.1109/ASAP.2015.7245712⟩
Communication dans un congrès hal-01134232v2
Image document

Automated Synthesis of Target-Dependent Programs for Polynomial Evaluation in Fixed-Point Arithmetic

Christophe Mouilleron , Mohamed Amine Najahi , Guillaume Revy
SYNASC: Symposium on Symbolic and Numeric Algorithms for Scientific Computing, Sep 2014, Timisoara, Romania. pp.141-148, ⟨10.1109/SYNASC.2014.27⟩
Communication dans un congrès lirmm-00814338v2
Image document

Code Size and Accuracy-Aware Synthesis of Fixed-Point Programs for Matrix Multiplication

Matthieu Martel , Mohamed Amine Najahi , Guillaume Revy
PECCS: Pervasive and Embedded Computing and Communication Systems, Jan 2014, Lisbonne, Portugal. ⟨10.5220/0004884802040214⟩
Communication dans un congrès lirmm-00860383v1
Image document

Toward the synthesis of fixed-point code for matrix inversion based on Cholesky decomposition

Matthieu Martel , Mohamed Amine Najahi , Guillaume Revy
DASIP: Design and Architectures for Signal and Image Processing, Oct 2014, Madrid, Spain. pp.1-8, ⟨10.1109/DASIP.2014.7115609⟩
Communication dans un congrès lirmm-01212806v1
Image document

Approach based on instruction selection for fast and certified code generation

Christophe Mouilleron , Mohamed Amine Najahi , Guillaume Revy
SCAN: Scientific Computing, Computer Arithmetic and Validated Numerics, Sep 2012, Novosibirsk, Russia
Communication dans un congrès lirmm-00813055v1

How to Square Floats Accurately and Efficiently on the ST231 Integer Processor

Claude-Pierre Jeannerod , Jingyan Jourdan-Lu , Christophe Monat , Guillaume Revy
ARITH: Computer Arithmetic, Jul 2011, Tübingen, Germany. pp.77-81, ⟨10.1109/ARITH.2011.19⟩
Communication dans un congrès ensl-00644147v1
Image document

Automatic Generation of Fast and Certified Code for Polynomial Evaluation

Christophe Mouilleron , Guillaume Revy
ARITH: Computer Arithmetic, Jul 2011, Tübingen, Germany. pp.233-242, ⟨10.1109/ARITH.2011.39⟩
Communication dans un congrès ensl-00531721v1
Image document

Multiplicative square root algorithms for FPGAs

Florent de Dinechin , Mioara Maria Joldes , Bogdan Pasca , Guillaume Revy
International Conference on Field Programmable Logic and Applications, Aug 2010, Milano, Italy. pp.14, ⟨10.1109/FPL.2010.112⟩
Communication dans un congrès ensl-00475779v2

Techniques and tools for implementing IEEE 754 floating-point arithmetic on VLIW integer processors

Christian Bertin , Claude-Pierre Jeannerod , Jingyan Jourdan-Lu , Hervé Knochel , Christophe Monat
4th International Workshop on Parallel and Symbolic Computation (PASCO'10), Jul 2010, Grenoble, France. pp.1-9, ⟨10.1145/1837210.1837212⟩
Communication dans un congrès ensl-00549467v1

A new binary floating-point division algorithm and its software implementation on the ST231 processor

Claude-Pierre Jeannerod , Hervé Knochel , Christophe Monat , Guillaume Revy , Gilles Villard
ARITH: Computer Arithmetic, Jun 2009, Portland, OR, United States. pp.95-103, ⟨10.1109/ARITH.2009.19⟩
Communication dans un congrès hal-00993090v1
Image document

Optimizing correctly-rounded reciprocal square roots for embedded VLIW cores

Claude-Pierre Jeannerod , Guillaume Revy
Asilomar Conference on Signals, Systems, and Computers, Nov 2009, United States
Communication dans un congrès ensl-00391185v2
Image document

Faster floating-point square root for integer processors

Claude-Pierre Jeannerod , Hervé Knochel , Christophe Monat , Guillaume Revy
2007 International Symposium on Industrial Embedded Systems, Jul 2007, Lisbon, Portugal. pp.324-327, ⟨10.1109/SIES.2007.4297353⟩
Communication dans un congrès hal-03424131v1
Image document

Error-free Tables for Trigonometric Function Evaluation

Hugues de Lassus Saint-Geniès , David Defour , Guillaume Revy
ARCHI: Architecture des systèmes matériels et logiciels embarqués, et méthodes de conception associées, Jun 2015, Lille, France. , 8e édition de l’école thématique Archi, 2015
Poster de conférence lirmm-01273490v1

Design of Fixed-Point Embedded Systems (defis) French ANR Project

Daniel Ménard , Romuald Rocher , Olivier Sentieys , Nicolas Simon , Laurent-Stéphane Didier
DASIP: Design and Architectures for Signal and Image Processing, Oct 2012, Karlsruhe, Germany. , pp.365-366, 2012
Poster de conférence hal-00822487v1