SpinDrop: Dropout-Based Bayesian Binary Neural Networks With Spintronic Implementation
Soyed Tuhin Ahmed
,
Kamal Danouchi
,
Christopher Münch
,
Guillaume Prenat
,
Lorena Anghel
,
et al.
Article dans une revue
hal-04053929v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Non-volatile magnetic decoder based on MTJs
E.Y. Deng
,
Guillaune Prenat
,
Lorena Anghel
,
W.S. Zhao
Article dans une revue
hal-01864474v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Multi-context non-volatile content addressable memory using magnetic tunnel junctions
Erya Deng
,
Guillaune Prenat
,
Lorena Anghel
,
Weisheng S Zhao
Nanoarch , Jul 2016, Beijing, China
Communication dans un congrès
hal-01864477v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A built-in I/sub IDDQ/ testing circuit
S. Matakias
,
Y. Tsiatouhas
,
A. Arapoyanni
,
Th. Haniotakis
,
Guillaune Prenat
,
et al.
Solid-State Circuits Conference, 2005. ESSCIRC 2005. Proceedings of the 31st European , 2005, Grenoble, France. pp.471- 474,
⟨10.1109/ESSCIR.2005.1541662⟩
Communication dans un congrès
hal-00079771v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-hall assistance
Erya Deng
,
Zhaohao Wang
,
Jacques-Olivier Klein
,
Guillaume Prenat
,
Bernard Dieny
,
et al.
Article dans une revue
hal-01976538v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Design of a full 1Mb STT-MRAM based on advanced FDSOI technology
Kotb Jabeur
,
Guillaune Prenat
MATEC Web of Conference , Jan 2017, Web, France
Communication dans un congrès
hal-01864472v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Resistive and spintronic RAMs: device, simulation, and applications
Elena Ioana Vatajelu
,
Lorena Anghel
,
Jean-Michel Portal
,
Marc Bocquet
,
Guillaume Prenat
IOLTS 2018 - IEEE 24th International Symposium on On-Line Testing And Robust System Design , Jul 2018, Platja d'Aro, Spain. pp.109-114,
⟨10.1109/IOLTS.2018.8474226⟩
Communication dans un congrès
hal-01976583v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Conception d'une architecture de BIST analogique et mixte programmable en technologie CMOS très submicronique
Guillaune Prenat
Micro et nanotechnologies/Microélectronique. Institut National Polytechnique de Grenoble - INPG, 2005. Français.
⟨NNT : ⟩
Thèse
tel-00011327v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Spintronic Memristor based Binarized Ensemble Convolutional Neural Network Architectures
Ghislain Takam Tchendjou
,
Kamal Danouchi
,
Guillaume Prenat
,
Lorena Anghel
Article dans une revue
hal-03823906v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Ultra-fast and high-reliability SOT-MRAM: from cache replacement to normally-off computing
Guillaune Prenat
,
Kotb Jabeur
,
Pierre Vanhauwaert
,
Gregory Di Pendina
,
Fabian Oboril
,
et al.
Article dans une revue
hal-01864485v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A novel architecture of non-volatile magnetic arithmetic logic unit using magnetic tunnel junctions
Wei Guo
,
Guillaume Prenat
,
Bernard Dieny
Article dans une revue
hal-02131736v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A compact model of precessional spin-transfer switching for MTJ with a perpendicular polarizer
Abdelilah Mejdoubi
,
Guillaune Prenat
,
Bernard Dieny
Communication dans un congrès
hal-00922298v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A tunable and versatile 28nm FD-SOI crossbar output circuit for low power analog SNN inference with eNVM synapses
Joao Henrique Quintino Palhares
,
Yann Beilliard
,
Jury Sandrini
,
Franck Arnaud
,
Kevin Garello
,
et al.
Article dans une revue
hal-04221623v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
MRAM: from STT to SOT, for security and memory
M. Kharbouche-Harrari
,
Rana Alhalabi
,
J. Postel-Pellerin
,
Romain Wacquez
,
Driss Aboulkassimi
,
et al.
XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS) , Nov 2018, Lyon, France
Communication dans un congrès
hal-01982788v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Analysis of Resistive-Open Defects in TAS-MRAM Array
João Azevedo
,
Arnaud Virazel
,
Alberto Bosio
,
Luigi Dilillo
,
Patrick Girard
,
et al.
ITC: International Test Conference , Sep 2011, Anaheim, CA, United States
Communication dans un congrès
lirmm-00679524v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel Junction
Erya Deng
,
Yue Zhang
,
Wang Kang
,
Bernard Dieny
,
Jacques-Olivier Klein
,
et al.
Article dans une revue
hal-01589783v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Binary Bayesian Neural Networks for Efficient Uncertainty Estimation Leveraging Inherent Stochasticity of Spintronic Devices
Soyed Tuhin
,
Kamal Danouchi
,
Christopher Münch
,
Guillaume Prenat
,
Lorena Anghel
,
et al.
17th ACM International Symposium on Nanoscale Architectures , Association for Computing machinery, Dec 2022, Virtual conference, United States.
⟨10.1145/3565478.3572536⟩
Communication dans un congrès
hal-04054228v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A universal spintronic technology based on Multifunctional Standardized Stack
Mehdi Baradaran Tahoori
,
Sarath Mohanachandran Nair
,
Rajendra Bishnoi
,
Lionel Torres
,
Sophiane Senni
,
et al.
Communication dans un congrès
hal-03753403v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
MemCork: Exploration of Hybrid Memory Architectures for Intermittent Computing at the Edge
Theo Soriano
,
David Novo
,
Guillaume Prenat
,
Gregory Di Pendina
,
Pascal Benoit
Communication dans un congrès
hal-03810018v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A 0.18 mu m CMOS implementation of on-chip analogue test signal generation from digital test patterns
L. Rolindez
,
Salvador Mir
,
Guillaune Prenat
,
Ahcène Bounceur
Design,-Automation-and-Test-in-Europe , May 2004, France. pp.0
Communication dans un congrès
hal-00522108v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Spintronics-based Computing
Weisheng Zhao
,
Guillaume Prenat
Springer International Publishing, 2015
Ouvrages
hal-01976638v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Cellule mémoire volatile/non-volatile
Yoann Guillemenet
,
Lionel Torres
,
Guillaune Prenat
,
Kholdoun Tork
,
Gregory Di Pendina
France, N° de brevet: FR1150402A. 2011
Brevet
lirmm-00861516v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Beyond STT-MRAM, Spin Orbit Torque RAM SOT-MRAM for high speed and high reliability applications
Guillaume Prenat
,
Kotb Jabeur
,
Gregory Di Pendina
,
Olivier Boulle
,
Gilles Gaudin
Chapitre d'ouvrage
hal-01976635v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Impact of Resistive-Open Defects on the Heat Current of TAS-MRAM Architectures
João Azevedo
,
Arnaud Virazel
,
Alberto Bosio
,
Luigi Dilillo
,
Patrick Girard
,
et al.
DATE 2012 - 15th Design, Automation and Test in Europe Conference and Exhibition , Mar 2012, Dresden, Germany. pp.532-537,
⟨10.1109/DATE.2012.6176526⟩
Communication dans un congrès
lirmm-00689024v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Macrospin model of precessional spin-transfer-torque switching in planar magnetic tunnel junctions with perpendicular polarizer
A. Mejdoubi
,
B. Lacoste
,
Guillaune Prenat
,
B. Dieny
Article dans une revue
cea-00852042v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Spin Orbit Torque-based Crossbar Array for Error Resilient Binary Convolutional Neural Network
Kamal Danouchi
,
Guillaume Prenat
,
Lorena Anghel
23RD IEEE LATIN-AMERICAN TEST SYMPOSIUM , Sep 2022, Montevideo, Uruguay
Communication dans un congrès
hal-03834907v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
A 0.18 mu m CMOS implementation of on-chip analogue test signal generation from digital test patterns
L. Rolindez
,
Salvador Mir
,
Guillaune Prenat
,
Ahcène Bounceur
Proceedings.-Design,-Automation-and-Test-in-Europe-Conference-and-Exhibition , 2004, Paris, France. pp.704-5,
⟨10.1109/DATE.2004.1268939⟩
Communication dans un congrès
hal-00012860v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
Ultra Compact Non-Volatile Flip-Flop for Low-Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology
Gregory Di Pendina
,
Guillaune Prenat
,
Khouldoun Torki
,
Yoann Guillemenet
,
Lionel Torres
PATMOS 2011 - 21st International Workshop on Power and Timing Modeling, Optimization, and Simulation , Sep 2011, Madrid, Spain. pp.83-91,
⟨10.1007/978-3-642-24154-3_9⟩
Communication dans un congrès
istex
lirmm-00616949v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
SPICE modelling of magnetic tunnel junctions written by spin-transfer torque
W Guo
,
Guillaune Prenat
,
V Javerliac
,
M El Baraji
,
N de Mestier
,
et al.
Article dans une revue
hal-00569612v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More
High performance Spin-Orbit-Torque (SOT) based non-volatile standard cell for hybrid CMOS/Magnetic ICs
Kotb Jabeur
,
Gregory Di Pendina
,
Guillaume Prenat
Article dans une revue
hal-01977160v1
Actions
Partager
Gmail
Facebook
X
LinkedIn
More