CV Accueil - Archive ouverte HAL

	Loop parallelization algorithms: From parallelism extraction to code generation Pierre Boulet , Alain Darte , Georges-André Silber , Frédéric Vivien Parallel Computing, 1998, 24 (3-4), pp.421--444 Article dans une revue inria-00565000v1
	Combining Retiming and Scheduling Techniques for Loop Parallelization and Loop Tiling Alain Darte , Georges-André Silber , Frédéric Vivien Parallel Processing Letters, 1997, 7 (4), pp.379--392. ⟨10.1142/S0129626497000383⟩ Article dans une revue hal-00856890v1

	Loop parallelization algorithms: from parallelism extraction to code generation Pierre Boulet , Alain Darte , Georges-André Silber , Frédéric Vivien [Research Report] 97--17, 1997 Rapport hal-00856896v1
	Loop parallelization algorithms : from parallelism extraction to code generation. Pierre Boulet , Alain Darte , Georges-Andre Silber , Frédéric Vivien [Research Report] LIP RR-1997-17, Laboratoire de l'informatique du parallélisme. 1997, 2+30p Rapport hal-02101883v1
	Combining retiming and scheduling techniques for loop parallelization and loop tiling. Alain Darte , Georges-Andre Silber , Frédéric Vivien [Research Report] LIP RR-1996-34, Laboratoire de l'informatique du parallélisme. 1996, 2+11p Rapport hal-02102115v1
	Combining Retiming and Scheduling Techniques for Loop Parallelization and Loop Tiling Alain Darte , Georges-André Silber , Frédéric Vivien [Research Report] 96--34, 1996 Rapport hal-00856915v1

Frédéric Vivien