Filtrer vos résultats
- 20
- 7
- 16
- 4
- 3
- 2
- 1
- 1
- 2
- 24
- 1
- 1
- 2
- 3
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 5
- 4
- 25
- 2
- 18
- 10
- 6
- 3
- 3
- 3
- 2
- 1
- 27
- 8
- 5
- 4
- 3
- 3
- 3
- 2
- 2
- 1
- 1
- 1
- 1
- 1
27 résultats
|
|
|
triés par
|
Bulk Synchronous Parallel ML with ExceptionsDistributed and Parallel Systems (DAPSYS 2006), Sep 2006, Innsbruck, Austria. pp.33-42, ⟨10.1007/978-0-387-69858-8_4⟩
Communication dans un congrès
inria-00452559v1
|
|||
A Denotational Semantics of Textually Aligned SPMD ProgramsInternational Conference on High Performance Computing & Simulation, Jul 2018, Orléans, France. ⟨10.1109/HPCS.2018.00119⟩
Communication dans un congrès
hal-01785110v1
|
|||
A Certified Data Race Analysis for a Java-like LanguageTPHOL'09, 2009, Germany. pp.212--227
Communication dans un congrès
hal-00465547v1
|
|||
|
|
Safe Usage of Registers in BSPlib (Preprint)2019
Pré-publication, Document de travail
hal-01955283v1
|
||
|
|
A denotational semantics of textually aligned SPMD ProgramJournal of Logical and Algebraic Methods in Programming, 2019, ⟨10.1016/j.jlamp.2019.02.010⟩
Article dans une revue
hal-02018652v1
|
||
|
|
Formalisation of FunLoft2007
Pré-publication, Document de travail
inria-00183242v1
|
||
The Journal of Supercomputing volume 76, page 4976 (2020)2020
Ouvrages
hal-03628124v1
|
|||
Safe Usage of Registers in BSPlibSAC 2019, Apr 2019, Limassol, Cyprus. ⟨10.1145/3297280.3297421⟩
Communication dans un congrès
hal-02018651v1
|
|||
Feasible Reactivity for Synchronous Cooperative Threads.Process Algebra, Jul 2006, France. pp.33-43
Communication dans un congrès
hal-00147244v1
|
|||
Synchronous cooperative threading model in MSSLSAC '23: 38th ACM/SIGAPP Symposium on Applied Computing, 2023, Tallinn, Estonia. pp.1380-1383, ⟨10.1145/3555776.3577815⟩
Communication dans un congrès
hal-04142455v1
|
|||
Cooperative Threads and Preemptive ComputationsMultithreading in Hardware and Software: Formal Approaches to Design and Verification, TV06, Aug 2006, United States. pp.40-51
Communication dans un congrès
hal-00151975v1
|
|||
|
|
Programmation Réactive Synchrone, Langage et Contrôle des RessourcesGénie logiciel [cs.SE]. Université Paris-Diderot - Paris VII, 2007. Français. ⟨NNT : ⟩
Thèse
tel-00151974v1
|
||
|
|
Textual Alignment in SPMD ProgramsSAC '18: Proceedings of the 33rd Annual ACM Symposium on Applied Computing, Apr 2018, Pau, France. ⟨10.1145/3167132.3167254⟩
Communication dans un congrès
hal-01643971v1
|
||
Nested Atomic Sections with Thread Escape: An Operational SemanticsInternational Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), 2013, Taipei, Taiwan
Communication dans un congrès
hal-00864820v1
|
|||
On Single-Valuedness in Textually Aligned SPMD ProgramsInternational Journal of Parallel Programming, 2021, International Journal of Parallel Programming, ⟨10.1007/s10766-021-00710-5⟩
Article dans une revue
hal-03178944v1
|
|||
Bulk Synchronous Parallel ML avec exceptionsRencontres Francophones du Parallélisme (Renpar'17), Oct 2006, Canet en Roussillon, France
Communication dans un congrès
inria-00452566v1
|
|||
|
|
Cooperative Threads and Preemptive Computations[Research Report] 2006, pp.15
Rapport
inria-00078780v1
|
||
|
|
Replicated Synchronization for Imperative BSP ProgramsInternational Conference on Computational Science (ICCS), 2017, Zürich, Switzerland. ⟨10.1016/j.procs.2017.05.123⟩
Communication dans un congrès
hal-01494832v1
|
||
Verification of DRMA communicationsHigh-level Parallel Programming and Applications, Jul 2020, Porto, Portugal
Communication dans un congrès
hal-02870592v1
|
|||
Safe Reactive Programming: the FunLoft ProposalMULTIPROG'08, 2008, Sweden
Communication dans un congrès
hal-00465563v1
|
|||
Bulk Synchronous Parallel ML with ExceptionsFuture Generation Computer Systems, 2010, 26, pp.486-490. ⟨10.1016/j.future.2009.05.021⟩
Article dans une revue
istex
inria-00452527v1
|
|||
|
|
Textual Alignment in SPMD Programs[Research Report] RR-2017-07, LIFO, Université d'Orléans. 2017
Rapport
hal-01559832v1
|
||
Nested Atomic Sections with Thread Escape: A Formal DefinitionACM Symposium on Applied Computing (SAC), 2014, Gyeongju, South Korea
Communication dans un congrès
hal-00905949v1
|
|||
|
|
A formal semantics of nested atomic sections with thread escapeComputer Languages, Systems and Structures, 2015, 42 (supl), pp.2-21. ⟨10.1016/j.cl.2015.04.001⟩
Article dans une revue
hal-01143199v1
|
||
Nested atomic sections with thread escape: Compilation to threads and locksACM Symposium on Applied Computing (SAC), Apr 2015, Salamanca, Spain
Communication dans un congrès
hal-01105093v1
|
|||
|
|
Safe Reactive Programming: The FunLoft Proposal2007
Pré-publication, Document de travail
inria-00184100v1
|
||
|
|
Feasible reactivity in a synchronous pi-calculusACM SIGPLAN Principles and Practice of Declarative Programming, Jul 2007, Wroclaw, Poland. pp.221-231
Communication dans un congrès
hal-00130322v1
|