Nombre de documents

66

CV de Florent De Dinechin


Communication dans un congrès26 documents

  • Matei Istoan, Florent De Dinechin. Pipeline automatique d’opérateurs dans FloPoCo 5.0. COMPAS'2016: Conférence d’informatique en Parallélisme, Architecture et Système, Jul 2016, Lorient, France. 2016. <hal-01348007>
  • Florent De Dinechin, Matei Istoan. Hardware implementations of fixed-point Atan2. 22nd IEEE Symposium on Computer Arithmetic, Jun 2015, Lyon, France. 2015. <hal-01091138>
  • Florent De Dinechin, Matei Istoan, Albdelbassat Massouri. Sum-of-Product Architectures Computing Just Right. ASAP - Application-specific Systems, Architectures and Processors, Jun 2014, Zurich, Switzerland. 2014. <hal-00957609>
  • Nicolas Brunie, Florent De Dinechin, Matei Istoan, Guillaume Sergent. L'arithmétique sur le tas. Symposium en Architectures nouvelles de machines, Jan 2013, France. 2013. <ensl-00762990>
  • Nicolas Brunie, Florent De Dinechin, Benoît De Dinechin. Conception d'une matrice reconfigurable pour coprocesseur fortement couplé. Symposium en Architectures nouvelles de machines, Jan 2013, France. 2013. <ensl-00763067>
  • Florent De Dinechin, Matei Istoan, Guillaume Sergent. Fixed-Point Trigonometric Functions on FPGAs. Fourth International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, Jun 2013, Edimburgh, United Kingdom. pp.1-6, 2013. <ensl-00802777>
  • Nicolas Brunie, Florent De Dinechin, Matei Istoan, Guillaume Sergent, Kinga Illyes, et al.. Arithmetic core generation using bit heaps. 23rd International Conference on Field Programmable Logic and Applications, Sep 2013, Porto, Portugal. pp.1-8, 2013. <ensl-00738412v2>
  • Florent De Dinechin, Laurent-Stéphane Didier. Table-based division by small integer constants. 8th International Symposium on Applied Reconfigurable Computing (ARC), Mar 2012, Hong Kong, Hong Kong SAR China. Springer, 7199, pp.53-63, 2012, Lecture Notes in Computer Science. <10.1007/978-3-642-28365-9_5>. <ensl-00642145>
  • Eric Dutisseuil, Jean-Marc Tanguy, Adrian Voicila, Rémi Laube, Francois Bore, et al.. 34 Gb/s PDM-QPSK coherent receiver using SiGe ADCs and a single FPGA for digital signal processing. Optical Fiber Communication Conference, Mar 2012, nc, United States. pp.OM3H.7, 2012. <ensl-00766801>
  • Nicolas Brunie, Florent De Dinechin, Benoît De Dinechin. Mixed-precision Fused Multiply and Add. 45th Asilomar Conference on Signals, Systems & Computers, Nov 2011, United States. pp.165-169, 2012. <ensl-00642157>
  • Florent De Dinechin. The arithmetic operators you will never see in a microprocessor. 20th IEEE Symposium of Computer Arithmetic, Jul 2011, Germany. IEEE, pp.189-190, 2011. <ensl-00642164>
  • Florent De Dinechin, Jean-Michel Muller, Bogdan Pasca, Alexandru Plesco. An FPGA architecture for solving the Table Maker's Dilemma. Application-Specific Systems, Architectures and Processors (ASAP), 2011 IEEE International Conference on, Sep 2011, Santa Monica, United States. IEEE Computer Society, pp.187-194, 2011, <10.1109/ASAP.2011.6043267>. <ensl-00640063>
  • Florent De Dinechin, Hong Diep Nguyen, Bogdan Pasca. Pipelined FPGA Adders. International Conference on Field Programmable Logic and Applications, Aug 2010, Milano, Italy. IEEE, pp.422-427, 2010, <10.1109/FPL.2010.87>. <ensl-00475780v2>
  • Sebastian Banescu, Florent De Dinechin, Bogdan Pasca, Radu Tudoran. Multipliers for Floating-Point Double Precision and Beyond on FPGAs. Highly Efficient Accelerators and Reconfigurable Technologies, Jun 2010, Tsukuba, Japan. EIC, 2010. <ensl-00475781v2>
  • Florent De Dinechin, Mioara Maria Joldes, Bogdan Pasca, Guillaume Revy. Multiplicative square root algorithms for FPGAs. International Conference on Field Programmable Logic and Applications, Aug 2010, Milano, Italy. IEEE, pp.14, 2010, <10.1109/FPL.2010.112>. <ensl-00475779v2>
  • Florent De Dinechin, Honoré Takeugming, Jean-Marc Tanguy. A 128-Tap Complex FIR Filter Processing 20 Giga-Samples/s in a Single FPGA. 44th Conference on signals, systems and computers, United States. IEEE, 2010. <ensl-00542950>
  • Alvaro Vazquez, Florent De Dinechin. Efficient implementation of Parallel BCD Multiplication in LUT-6 FPGAs. 2010 International Conference on Field-Programmable Technology, Dec 2010, Beijing, China. 2010. <inria-00546028>
  • Vincent Lefèvre, Philippe Théveny, Florent De Dinechin, Claude-Pierre Jeannerod, Christophe Mouilleron, et al.. LEMA: Towards a Language for Reliable Arithmetic. International Workshop on Programming Languages for Mechanized Mathematics Systems (PLMMS 2010), Jul 2010, Paris, France. ACM, 44, pp.41-52, 2010, ACM Communications in Computer Algebra. <10.1145/1838599.1838622>. <inria-00542143>
  • Florent De Dinechin, Bogdan Pasca. Floating-point exponential functions for DSP-enabled FPGAs. International Conference on Field-Programmable Technology, Dec 2010, Beijing, China. IEEE, pp.110-117, 2010. <ensl-00506125>
  • Florent De Dinechin, Mioara Joldes, Bogdan Pasca. Automatic generation of polynomial-based hardware architectures for function evaluation. Application-specific Systems, Architectures and Processors, Jul 2010, Rennes, France. IEEE, 2010. <ensl-00470506>
  • Florent De Dinechin, Claude-Pierre Jeannerod, David Pfannholzer, Nathalie Revol. Code generation for argument filtering and argument reduction in elementary functions. SCAN 2010: 14th GAMM-IMACS International Symposium on Scientific Computing, Computer Arithmetic and Validated Numerics, Sep 2010, Lyon, France. 2010. <inria-00544808>
  • Florent De Dinechin, Bogdan Pasca. Large multipliers with less DSP blocks. Field Programmable Logic and Applications, Aug 2009, Czech Republic. IEEE, 2009. <ensl-00356421>
  • Florent De Dinechin, Cristian Klein, Bogdan Pasca. Generating high-performance custom floating-point pipelines. Field Programmable Logic and Applications, Aug 2009, Prague, Czech Republic. IEEE, 2009. <ensl-00379154v2>
  • Florent De Dinechin, Bogdan Pasca, Octavian Creţ, Radu Tudoran. An FPGA-specific Approach to Floating-Point Accumulation and Sum-of-Products. Field-Programmable Technology, Dec 2008, Taipei, Taiwan. IEEE, 2008. <ensl-00268348v3>
  • Nicolas Brisebarre, Florent De Dinechin, Jean-Michel Muller. Integer and Floating-Point Constant Multipliers for FPGAs. International Conference on Application-Specific Systems, Architectures and Processors, 2008, Jul 2008, Leuven, Belgium. IEEE, pp.239-244, 2008, <10.1109/ASAP.2008.4580184>. <ensl-00269219>
  • Jérémie Detrey, Florent De Dinechin, Xavier Pujol. Return of the hardware floating-point elementary function. 18th Symposium on Computer Arithmetic, Jun 2007, Montpellier, France. IEEE, pp.161-168, 2007. <ensl-00117386>

Pré-publication, Document de travail10 documents

  • Yohann Uguen, Florent De Dinechin. Design-space exploration for the Kulisch accumulator . 2017. <hal-01488916v2>
  • Nicolas Brisebarre, Florent De Dinechin, Silviu-Ioan Filip, Matei Istoan. Automatic generation of hardware FIR filters from a frequency domain specification. 2016. <hal-01308377>
  • Florent De Dinechin. On fixed-point hardware polynomials. 2015. <hal-01214739>
  • Florent De Dinechin, Bogdan Pasca. FPGA-Specific Custom Arithmetic Datapath Design. RR2010-34. 2010. <ensl-00542396>
  • Florent De Dinechin. A flexible floating-point logarithm for reconfigurable computers. 2010. <ensl-00506122>
  • Florent De Dinechin, Mioara Maria Joldes, Bogdan Pasca, Guillaume Revy. Racines carrées multiplicatives sur FPGA. RRLIP2009-19. 10 pages. 2009. <ensl-00388064>
  • Florent De Dinechin, Christoph Lauter. Optimizing polynomials for floating-point implementation. 12 pages. 2008. <ensl-00260563>
  • Florent De Dinechin, Cristian Klein, Bogdan Pasca. Generating high-performance arithmetic operators for FPGAs. LIP research report 2008-28. 2008. <ensl-00321209>
  • Ionuţ Trestian, Octavian Creţ, Laura Creţ, Lucia Văcariu, Radu Tudoran, et al.. FPGA-BASED COMPUTATION OF THE INDUCTANCE OF COILS USED FOR THE MAGNETIC STIMULATION OF THE NERVOUS SYSTEM. 2007. <ensl-00169909>
  • Florent De Dinechin, Jérémie Detrey, Octavian Creţ, Radu Tudoran. When FPGAs are better at floating-point than microprocessors. 2007. <ensl-00174627>

Chapitre d'ouvrage3 documents

  • Florent De Dinechin, Jean-Michel Muller. Evaluating Elementary Functions. Nicholas Higham. Princeton Companion to Applied Mathematics, Princeton University Press, 2 p., 2014. <ensl-00989001>
  • Florent De Dinechin, Bogdan Pasca. Reconfigurable arithmetic for HPC. Wim Vanderbauwhede and Khaled Benkrid. High-Performance Computing using FPGAs, Springer, 2013. <ensl-00758377>
  • Florent De Dinechin, Milos Ercegovac, Jean-Michel Muller, Nathalie Revol. Digital Arithmetic. Benjamin Wah. Wiley Encyclopedia of Computer Science and Engineering, Wiley, pp.935-948, 2009. <ensl-00542215>

Article dans une revue10 documents

  • Florent De Dinechin, Christoph Lauter, Jean-Michel Muller, Serge Torres. On Ziv's rounding test. ACM Transactions on Mathematical Software, Association for Computing Machinery, 2013, 39 (4), pp.26. <ensl-00693317v2>
  • Florent De Dinechin, Pedro Echeverria, Marisa Lopez-Vallejo, Bogdan Pasca. Floating-Point Exponentiation Units for Reconfigurable Computing. ACM Transactions on Reconfigurable Technology and Systems (TRETS), ACM, 2013, 6 (1), pp.4:1--4:15. <10.1145/2457443.2457447>. <ensl-00718637>
  • Florent De Dinechin. Multiplication by rational constants: LIP research report 2011-3. IEEE Transactions on Circuits and Systems Part 2 Analog and Digital Signal Processing, Institute of Electrical and Electronics Engineers (IEEE), 2012, pp.00. <10.1109/TCSII.2011.2177706>. <ensl-00610328v3>
  • Florent De Dinechin, Bogdan Pasca. Designing Custom Arithmetic Data Paths with FloPoCo. IEEE Design & Test of Computers, Institute of Electrical and Electronics Engineers, 2011, 28, pp.18-27. <ensl-00646282>
  • Florent De Dinechin, Christoph Lauter, Guillaume Melquiond. Certifying the floating-point implementation of an elementary function using Gappa. IEEE Transactions on Computers, Institute of Electrical and Electronics Engineers, 2011, 60 (2), pp.242-253. <10.1109/TC.2010.128>. <ensl-00200830v2>
  • Jérémie Detrey, Florent De Dinechin. Fonctions élémentaires en virgule flottante pour les accélérateurs reconfigurables. Techniques et Sciences Informatiquess, Editions Hermès, 2008, Architecture des Ordinateurs, 27 (6), pp.673-698. <10.3166/tsi.27.673-698>. <inria-00424001>
  • Florent De Dinechin, Jérémie Detrey. A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic. Journal of VLSI Signal Processing / J VLSI Sign Process Syst Sign Image Video Technol, Kluwer Academic Publishers, 2007, 49 (1), pp.161-175. <10.1007/s11265-007-0048-7>. <ensl-00542212>
  • Jean-Michel Muller, Florent De Dinechin, Christoph Lauter. Fast and correctly rounded logarithms in double precision. RAIRO - Theoretical Informatics and Applications (RAIRO: ITA), EDP Sciences, 2007, 41 (1), pp.85-102. <10.1051/ita:2007003>. <ensl-00000007v2>
  • Florent De Dinechin, Jérémie Detrey. Parameterized floating-point logarithm and exponential functions for FPGAs. Microprocessors and Microsystems: Embedded Hardware Design (MICPRO), Elsevier, 2006, 31 (8), pp.537-545. <10.1016/j.micpro.2006.02.008>. <ensl-00542213>
  • Florent De Dinechin, Arnaud Tisserand. Multipartite table methods. IEEE Transactions on Computers, Institute of Electrical and Electronics Engineers, 2005, 54 (3), pp.319-330. <ensl-00542210>

Rapport14 documents

  • Alvaro Vazquez, Florent De Dinechin. Multi-operand Decimal Adder Trees for FPGAs. [Research Report] RR-7420, INRIA. 2010, pp.20. <inria-00526327>
  • Vincent Lefèvre, Philippe Théveny, Florent De Dinechin, Claude-Pierre Jeannerod, Christophe Mouilleron, et al.. LEMA: Towards a Language for Reliable Arithmetic. [Research Report] RR-7258, INRIA. 2010, pp.15. <inria-00473767>
  • Florent De Dinechin, Christoph Lauter, Guillaume Melquiond. Assisted verification of elementary functions. RR-5683, INRIA. 2005, pp.17. <inria-00070330>
  • Florent De Dinechin, Christoph Lauter, Jean-Michel Muller. Fast and correctly rounded logarithms in double-precision. RR-5682, INRIA. 2005, pp.15. <inria-00070331>
  • Florent De Dinechin, David Defour, Christoph Lauter. Fast correct rounding of elementary functions in double precision using double-extended arithmetic. [Research Report] RR-5137, INRIA. 2004. <inria-00071446>
  • Florent De Dinechin, Nicolas Gast. Towards the post-ultimate libm. [Research Report] RR-5367, INRIA. 2004, pp.18. <inria-00070636>
  • Jérémie Detrey, Florent De Dinechin. Second Order Function Approximation with a Single Small Multiplication. [Research Report] RR-5140, INRIA. 2004. <inria-00071443>
  • David Defour, Florent De Dinechin, Jean-Michel Muller. A new scheme for table-based evaluation of functions. [Research Report] RR-4637, INRIA. 2002. <inria-00071948>
  • Jérémie Detrey, Florent De Dinechin. Multipartite Tables in JBits for the Evaluation of Functions on FPGA. [Research Report] RR-4305, INRIA. 2001. <inria-00072282>
  • David Defour, Florent De Dinechin, Jean-Michel Muller. Correctly Rounded Exponential Function in Double Precision Arithmetic. [Research Report] RR-4231, INRIA. 2001. <inria-00072387>
  • Florent De Dinechin, Arnaud Tisserand. Some Improvements on Multipartite Table Methods. [Research Report] RR-4059, INRIA. 2000. <inria-00072577>
  • Florent De Dinechin. The Price of Routing in FPGAs. RR-3772, INRIA. 1999. <inria-00072889>
  • Florent De Dinechin, Wayne Luk, Steve Mckeever. Towards Portable Hierarchical Placement for FPGAs. [Research Report] RR-3776, INRIA. 1999. <inria-00072885>
  • Tanguy Risset, Florent De Dinechin, Sophie Robert. Structured Scheduling of Recurrence Equations. [Research Report] RR-3282, INRIA. 1997. <inria-00073406>

Ouvrage (y compris édition critique et traduction)1 document

  • Jean-Michel Muller, Nicolas Brisebarre, Florent De Dinechin, Claude-Pierre Jeannerod, Vincent Lefèvre, et al.. Handbook of Floating-Point Arithmetic. Birkhauser Boston, pp.572, 2010. <ensl-00379167>

HDR1 document

  • Florent De Dinechin. Matériel et logiciel pour l'évaluation de fonctions numériques :
    précision, performance et validation. Informatique [cs]. Université Claude Bernard - Lyon I, 2007. <tel-00270151>

Brevet1 document

  • Nicolas Brunie, Florent De Dinechin, Benoît De Dinechin. Mixed-Precision Merged Multiplication and Addition Operator. France, Patent n° : WO/2012/175828. 2012. <hal-01021919>