Camille Diou
26
Documents
Identifiants chercheurs
- camille-diou
- IdRef : 136760635
- 0000-0002-6887-1895
- VIAF : 212230003
- ISNI : 0000000358997504
Présentation
Publications
A comparison of two metaheuristic algorithms for scheduling problem on a heterogeneous CPU/FPGA architecture with communication delays2017 4th International Conference on Control, Decision and Information Technologies (CoDIT), Apr 2017, Barcelona, France. ⟨10.1109/CoDIT.2017.8102607⟩
Communication dans un congrès
hal-01883150v1
|
|
Hardware implementation of UWB-IR transceiver and receiver based on Wavelet Packet Transform for networked bio-sensors2016 International Conference on Bio-engineering for Smart Technologies (BioSMART), Dec 2016, Dubai, United Arab Emirates. ⟨10.1109/BIOSMART.2016.7835608⟩
Communication dans un congrès
hal-01883157v1
|
|
Genetic algorithm approaches for scheduling in a cpu/FPGA architecture with hererogeneous communication delays45th International Conference on Computers & Industrial Engineering 2015 (CIE45), Oct 2015, Metz, France. pp.1351-1358
Communication dans un congrès
hal-01785297v1
|
|
A low-cost many-to-one WSN architecture based on UWB-IR and DWPT2014 International Conference on Control, Decision and Information Technologies (CoDIT), Nov 2014, Metz, France. pp. 712-716, ⟨10.1109/CoDIT.2014.6996984⟩
Communication dans un congrès
hal-01784469v1
|
|
LOS and NLOS identification based on UWB Stable distribution2013 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2013, Beirut, Lebanon
Communication dans un congrès
hal-01280154v1
|
|
A HW/SW mixed mechanism to improve the dependability of a stack processor2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009), Dec 2009, Yasmine Hammamet, France. ⟨10.1109/ICECS.2009.5410845⟩
Communication dans un congrès
hal-01883130v1
|
|
A fault tolerant journalized stack processor architecture2009 15th IEEE International On-Line Testing Symposium (IOLTS 2009), Jun 2009, Sesimbra-Lisbon, France. ⟨10.1109/IOLTS.2009.5196013⟩
Communication dans un congrès
hal-01883158v1
|
|
A fault tolerant journalized stack processor architecture2009 15th IEEE International On-Line Testing Symposium (IOLTS 2009), Jun 2009, Sesimbra-Lisbon, France. ⟨10.1109/iolts.2009.5196013⟩
Communication dans un congrès
hal-01883127v1
|
|
|
Evaluation of important reliability parameters using VHDL-RTL modelling and information flow approachThe European Safety and Reliability Conference, ESREL 2008, Sep 2008, Valencia, Spain. pp.2549-2557
Communication dans un congrès
hal-00340667v1
|
Dependability Consequences of Fault-Tolerant Technique Integrated in Stack Processor Emulator using Information Flow ApproachIEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era – DTIS 2008 –, Mar 2008, Tozeur, Tunisia. pp.CDROM
Communication dans un congrès
hal-00167353v1
|
|
An effective and scalable multiuser architecture for the base station receiver2008 2nd International Conference on Signal Processing and Communication Systems (ICSPCS 2008), Dec 2008, Gold Coast, France. ⟨10.1109/ICSPCS.2008.4813694⟩
Communication dans un congrès
hal-01883134v1
|
|
Instrumentation sûre de fonctionnement - Une synergie multidisciplinaire4ème Colloque Interdisciplinaire en Instrumentation (C2I 2007), Oct 2007, France. Actes pp. 595-603
Communication dans un congrès
hal-00194499v1
|
|
A cost-effective parallel architecture for the CodeRAKE receiver2007 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS '07), Dec 2007, Marrakech, France. ⟨10.1109/ICECS.2007.4511026⟩
Communication dans un congrès
hal-01883135v1
|
|
CodeRAKE: a new small-area scalable architecture for the multi-user/multi-code RAKE receiver2006 13th IEEE International Conference on Electronics, Circuits and Systems, Dec 2006, Nice, France. ⟨10.1109/ICECS.2006.379741⟩
Communication dans un congrès
hal-01883137v1
|
|
A multiprocessor architecture for fast packet processing2005 12th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2005), Dec 2005, Gammarth, France. ⟨10.1109/ICECS.2005.4633380⟩
Communication dans un congrès
hal-01883138v1
|
|
Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP ApplicationDATE: Design, Automation and Test in Europe, Mar 2002, Paris, France. pp.553-566, ⟨10.1109/DATE.2002.998355⟩
Communication dans un congrès
lirmm-00268531v1
|
|
|
A wavelet core for video processingICIP 2000 - 7th IEEE International Conference on Image Processing, Sep 2000, Vancouver, Canada. pp.395-398, ⟨10.1109/ICIP.2000.899406⟩
Communication dans un congrès
lirmm-03704303v1
|
|
Implementation of a Wavelet Transform Architecture for Image ProcessingVLSI: Systems on a Chip, 34, Springer US, pp.101-112, 2000, IFIP Advances in Information and Communication Technology, 978-1-4757-1014-4. ⟨10.1007/978-0-387-35498-9_10⟩
Chapitre d'ouvrage
lirmm-03704293v1
|