- 15
Amer BAGHDADI
15
Documents
Identifiants chercheurs
amer-baghdadi-
0000-0002-6181-6500
- IdRef : 067318398
Présentation
**Amer Baghdadi** is a Professor at IMT Atlantique. He received his Engineering degree in 1998, Master of Science degree in the same year and PhD degree in 2002, all from Grenoble INP (Institut National Polytechnique), France. Furthermore, he received the accreditation to supervise research (HDR) in Sciences and Technologies of Information and Communication in 2012 from the University of Southern Brittany, France.
His general technical area concerns both theoretical and practical aspects, and both algorithm development for digital baseband components and corresponding hardware/software implementations and digital circuit design. His research activities target mainly digital communication applications, in addition to other application domains, and more particularly the design of flexible digital physical layer for future wireless communication standards and terminals. Prof. Baghdadi is IEEE Senior Member. He serves on the technical program committee for several international conferences. He co-authored more than 100 papers on scientific journals and proceedings of international conferences.
Publications
- 3
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 15
- 8
- 7
- 5
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 14
- 1
- 1
- 1
- 1
- 1
- 1
- 2
- 2
- 3
- 4
- 2
- 1
Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chipInternational Journal of Embedded Systems, 2005, 1, N° 1/2, pp.112-124
Article dans une revue
hal-00079214v1
|
|
Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable PlatformDesign Automation for Embedded Systems, 2003, Volume 8, Numbers 2-3, June 2003, pp.155-171. ⟨10.1023/B:DAEM.0000003960.00662.d7⟩
Article dans une revue
hal-00008165v1
|
|
Combining a performance estimation methodology with a hardware/software codesign flow supporting multiprocessor systemsIEEE Transactions on Software Engineering, 2002, Volume 28 Issue 9 (September 2002), pp.822 - 831. ⟨10.1109/TSE.2002.1033223⟩
Article dans une revue
hal-00008065v1
|
|
Application-specific multiprocessor systems-on-chipMicroelectronics Journal, 2002, Volume 33, Issue 11 November 2002, pp.891-898. ⟨10.1016/S0026-2692(02)00070-8⟩
Article dans une revue
hal-00008058v1
|
An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memorySan Diego, CA, 2004, San Diego, United States. pp.250-5, ⟨10.1145/996566.996636⟩
Communication dans un congrès
hal-00008046v1
|
|
An efficient architecture for the implementation of message passing programming model on massive multiprocessorRSP 2004 : 15th IEEE International Workshop on Rapid System Prototyping, Jun 2004, Genève, Switzerland. pp.80-7
Communication dans un congrès
hal-00008037v1
|
|
Embedded application prototyping on a communication-restricted reconfigurable platformIWRSP 2003 : 14th IEEE International Workshop on Rapid Systems Prototyping, Jun 2003, San Diego, United States. pp.33-9, ⟨10.1109/IWRSP.2003.1207027⟩
Communication dans un congrès
hal-00008052v1
|
|
Component-based design approach for multicore SoCs2002 Design Automation Conference, Jun 2002, New Orleans, United States. pp.789-94, ⟨10.1109/DAC.2002.1012730⟩
Communication dans un congrès
hal-00008062v1
|
|
A generic wrapper architecture for multi-processor SoC cosimulation and designCODES '01 : Ninth international symposium on Hardware/software codesign, 2001, Copenhague, Denmark. pp.195-200, ⟨10.1145/371636.371722⟩
Communication dans un congrès
hal-00008087v1
|
|
An efficient architecture model for systematic design of application-specific multiprocessor SoCDATE 2001 : Design, Automation and Test in Europe. Conference and Exhibition., Mar 2001, Munich, Germany. pp.55-62, ⟨10.1109/DATE.2001.915001⟩
Communication dans un congrès
hal-00008086v1
|
|
Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chipDAC '01 : 38th annual Design Automation Conference, 2001, Las Vegas, United States. pp.518-23, ⟨10.1145/378239.379015⟩
Communication dans un congrès
hal-00008074v1
|
|
Generic architecture platform for multiprocessor system-on-chip designDIPES 2000: Architecture and Design of Distributed Embedded Systems, Oct 2000, Schloß Eringerfeld, Germany. pp.53-63
Communication dans un congrès
hal-00008077v1
|
|
Design space exploration for hardware/software codesign of multiprocessor systemsRSP 2000 : 11th International Workshop on Rapid System Prototyping, Jun 2000, Paris, France. pp.8-13, ⟨10.1109/IWRSP.2000.854975⟩
Communication dans un congrès
hal-00008096v1
|
Framework for system design, validation and fast prototyping of multiprocessor SoCsArchitecture and Design of Distributed Embedded Systems Series: IFIP International Federation for Information Processing,, Kluwer Academic Publishers, 2001, Vol. 61
Chapitre d'ouvrage
hal-00016207v1
|
|
Models for the control of the test and of the reconfiguration of a computerTrappl,-R.; Hanika,-F.; Pichler,-F.-R. Progress-in-cybernetics-and-systems-research,, Wiley, Chichester, UK, xv+683 p., pp.410-8, 1979, vol.V
Chapitre d'ouvrage
hal-00016206v1
|