- 14
- 1
Amer BAGHDADI
15
Documents
Identifiants chercheurs
amer-baghdadi-
0000-0002-6181-6500
- IdRef : 067318398
Présentation
**Amer Baghdadi** is a Professor at IMT Atlantique. He received his Engineering degree in 1998, Master of Science degree in the same year and PhD degree in 2002, all from Grenoble INP (Institut National Polytechnique), France. Furthermore, he received the accreditation to supervise research (HDR) in Sciences and Technologies of Information and Communication in 2012 from the University of Southern Brittany, France.
His general technical area concerns both theoretical and practical aspects, and both algorithm development for digital baseband components and corresponding hardware/software implementations and digital circuit design. His research activities target mainly digital communication applications, in addition to other application domains, and more particularly the design of flexible digital physical layer for future wireless communication standards and terminals. Prof. Baghdadi is IEEE Senior Member. He serves on the technical program committee for several international conferences. He co-authored more than 100 papers on scientific journals and proceedings of international conferences.
Publications
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 15
- 7
- 7
- 7
- 3
- 3
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 13
- 1
- 1
- 1
- 1
- 1
- 1
- 2
- 1
- 1
- 3
- 3
- 4
- 1
Exploration et conception systématique d'architectures multiprocesseurs monopuces dédiées à des applications spécifiques3ème Colloque CAO de circuits et systèmes intégrés, May 2002, Paris, France
Communication dans un congrès
hal-01393248v1
|
|
An efficient architecture model for systematic design of application-specific multiprocessor SoCDATE 2001 : Design, Automation and Test in Europe. Conference and Exhibition., Mar 2001, Munich, Germany. pp.55-62, ⟨10.1109/DATE.2001.915001⟩
Communication dans un congrès
hal-00008086v1
|
|
Generic architecture platform for multiprocessor embedded system-on-chip designInternational Workshop on Distributed and Parallel Embedded Systems (DIPES'00), Oct 2000, Paderborn, Allemagne. pp.53-64
Communication dans un congrès
hal-01381242v1
|
|
Framework for system design, validation and fast prototyping of multiprocessor system-on-chip: applied to telecommunication systemsInternational Workshop on Distributed and Parallel Embedded Systems (DIPES'00), Jan 2000, Paderborn, Allemagne
Communication dans un congrès
hal-01384189v1
|
|
Design space exploration for hardware/software codesign of multiprocessor systemsRSP 2000 : 11th International Workshop on Rapid System Prototyping, Jun 2000, Paris, France. pp.8-13, ⟨10.1109/IWRSP.2000.854975⟩
Communication dans un congrès
hal-00008096v1
|
|
Generic architecture platform for multiprocessor system-on-chip designDIPES 2000: Architecture and Design of Distributed Embedded Systems, Oct 2000, Schloß Eringerfeld, Germany. pp.53-63
Communication dans un congrès
hal-00008077v1
|
Hardware/Software Co-designDesign of Systems on a Chip : Design and Test, Springer, pp.133 - 158, 2007, 978-0-387-32499-9. ⟨10.1007/0-387-32500-X_7⟩
Chapitre d'ouvrage
hal-02124753v1
|
|
Hardware/Software CodesignReis Ricardo, Lubaszewski Marcelo, Jess Jochen A.G. Design of Systems on Chip, Design and test, Springer, pp.133-158, 2007
Chapitre d'ouvrage
hal-00265185v1
|
|
Generic architecture platform for multiprocessor system-on-chip designArchitecture and Design of Distributed Embedded Systems, kluwer academic publishers, pp.53-63, 2001, 978-0-387-35409-5
Chapitre d'ouvrage
hal-01467243v1
|
|
Framework for system design, validation and fast prototyping of multiprocessor SoCsArchitecture and Design of Distributed Embedded Systems Series: IFIP International Federation for Information Processing,, Kluwer Academic Publishers, 2001, Vol. 61
Chapitre d'ouvrage
hal-00016207v1
|
|
Models for the control of the test and of the reconfiguration of a computerTrappl,-R.; Hanika,-F.; Pichler,-F.-R. Progress-in-cybernetics-and-systems-research,, Wiley, Chichester, UK, xv+683 p., pp.410-8, 1979, vol.V
Chapitre d'ouvrage
hal-00016206v1
|