Mots-clés

Co-auteurs

Identifiants chercheur

Nombre de documents

99

Pr. Amer Baghdadi


Amer Baghdadi is a Professor at IMT Atlantique. He received his Engineering degree in 1998, Master of Science degree in the same year and PhD degree in 2002, all from Grenoble INP (Institut National Polytechnique), France. Furthermore, he received the accreditation to supervise research (HDR) in Sciences and Technologies of Information and Communication in 2012 from the University of Southern Brittany, France.
His general technical area concerns both theoretical and practical aspects, and both algorithm development for digital baseband components and corresponding hardware/software implementations and digital circuit design. His research activities target mainly digital communication applications, in addition to other application domains, and more particularly the design of flexible digital physical layer for future wireless communication standards and terminals. Prof. Baghdadi is IEEE Senior Member. He serves on the technical program committee for several international conferences. He co-authored more than 100 papers on scientific journals and proceedings of international conferences.


Article dans une revue23 documents

  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Design and Evaluation of a Novel Short Prototype Filter for FBMC/OQAM Modulation. IEEE access, 2018, 〈10.1109/ACCESS.2018.2818883〉. 〈hal-01766062〉
  • Vianney Lapotre, Guy Gogniat, Amer Baghdadi, Jean-Philippe Diguet. Dynamic configuration management of a multi-standard and multi-mode reconfigurable multi-ASIP architecture for turbo decoding. EURASIP Journal on Advances in Signal Processing, SpringerOpen, 2017, 2017 (1), 〈10.1186/s13634-017-0468-x〉. 〈hal-01595772〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Efficient quantization and fixed-point representation for MIMO turbo-detection and turbo-demapping. EURASIP Journal on Embedded Systems, SpringerOpen, 2017, 2017 (1), pp.33 - 33. 〈10.1186/s13639-017-0081-y〉. 〈hal-01779990〉
  • Atif Raza Jafri, Amer Baghdadi, Muhammad Najam Ul Islam, Michel Jezequel. Heterogeneous Multi-ASIP and NoC Based Architecture for Adaptive Parallel TBICM-ID-SSD. IEEE Transactions on Circuits and Systems. Part II, Express Briefs, IEEE, 2017, 64 (3), pp.259 - 263. 〈10.1109/TCSII.2016.2555018〉. 〈hal-01511299〉
  • Atif Raza Jafri, Amer Baghdadi, Muhammad Waqas, Muhammad Najam Ul Islam. High-Throughput and Area-Efficient Rotated and Cyclic Q Delayed Constellations Demapper for Future Wireless Standards. IEEE Access, IEEE, 2017, 5 (1), pp.3077 - 3084. 〈10.1109/ACCESS.2017.2660579〉. 〈hal-01511363〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Novel UF-OFDM transmitter: significant complexity reduction without signal approximation. IEEE Transactions on Vehicular Technology, Institute of Electrical and Electronics Engineers, 2017, 〈10.1109/TVT.2017.2764379〉. 〈hal-01759085〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Design and Prototyping Flow of Flexible and Efficient NISC-based Architectures for MIMO Turbo Equalization and Demapping. Electronics, MDPI, 2016, 5 (3), pp.art.50 - 〈10.3390/electronics5030050〉. 〈hal-01444207〉
  • Vianney Lapotre, Purushotham Murugappa Velayuthan, Guy Gogniat, Amer Baghdadi, Hübner Michael, et al.. A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE, 2016, 24 (1), pp.383 - 387. 〈http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=7041196&queryText%3Dlapotre〉. 〈10.1109/TVLSI.2015.2396941〉. 〈hal-01121754〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Low-complexity pipelined architecture for FBMC/OQAM transmitter. IEEE Transactions on Circuits and Systems. Part II, Express Briefs, IEEE, 2016, 63 (1), pp.19 - 23. 〈10.1109/TCSII.2015.2468926〉. 〈hal-01270780〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. NISC-based universal soft-input soft-output demapper. IEEE transactions on circuits and systems II: express briefs, 2015, 62 (11), pp.1098 - 1102. 〈10.1109/TCSII.2015.2455991 〉. 〈hal-01271184〉
  • Carlo Condo, Amer Baghdadi, Guido Masera. Reducing the dissipated energy in multi-standard turbo and LDPC decoders. Circuits, Systems, and Signal Processing, Springer Verlag, 2015, 34 (5), pp.1571 - 1593. 〈10.1007/s00034-014-9915-1〉. 〈hal-01174563〉
  • Carlo Condo, Amer Baghdadi, Guido Masera. Energy-efficient multi-standard early stopping criterion for low-density-parity-check iterative decoding. IET Communications, Institution of Engineering and Technology, 2014, 8 (12), pp.2171 - 2180. 〈10.1049/iet-com.2013.0869〉. 〈hal-01170224〉
  • Guido Masera, Amer Baghdadi, Frank Kienle, Christophe Moy. Flexible Radio Design: Trends and Challenges in Digital Baseband Implementation. VLSI Design, Hindawi Publishing Corporation, 2012, 2012, Editorial, 2 p. 〈10.1155/2012/549768〉. 〈hal-00732783〉
  • Salim Haddad, Amer Baghdadi, Michel Jezequel. Complexity adaptive iterative receiver performing TBICM-ID-SSD. EURASIP Journal on Advances in Signal Processing, SpringerOpen, 2012, 2012, 〈10.1186/1687-6180-2012-131〉. 〈hal-00739596〉
  • Salim Haddad, Amer Baghdadi, Michel Jezequel. On the Convergence Speed of Turbo Demodulation with Turbo Decoding. IEEE Transactions on Signal Processing, Institute of Electrical and Electronics Engineers, 2012, 60 (8), pp.4452 - 4458. 〈10.1109/TSP.2012.2198550〉. 〈hal-00739630〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. Parallel MIMO turbo equalization. IEEE Communications Letters, Institute of Electrical and Electronics Engineers, 2011, 15 (3), pp.290 - 292. 〈10.1109/LCOMM.2011.011311.102109 〉. 〈hal-00632765〉
  • Maurizio Martina, Guido Masera, Hazem Moussa, Amer Baghdadi. On chip interconnects for multiprocessor turbo decoding architectures. Microprocessors and Microsystems: Embedded Hardware Design (MICPRO), Elsevier, 2011, 35 (2), pp.167 - 181. 〈10.1016/j.micpro.2010.08.004〉. 〈hal-00632760〉
  • O. Muller, Amer Baghdadi, Michel Jezequel. Parallelism Efficiency in Convolutional Turbo Decoding. EURASIP Journal on Advances in Signal Processing, SpringerOpen, 2010, vol. 2010, Article ID 927920, 11 p. 〈10.1155/2010/927920〉. 〈hal-00569878〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. ASIP-based universal demapper for multiwireless standards. IEEE Embedded Systems Letters, Institute of Electrical and Electronics Engineers, 2009, 1 (1), pp.9-13. 〈10.1109/LES.2009.2028041〉. 〈hal-00424173〉
  • N. Zergainoh, Amer Baghdadi, A.A. Jerraya. Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip. International Journal of Embedded Systems, Inderscience, 2005, 1, N° 1/2, pp.112-124. 〈hal-00079214〉
  • A. Sasongko, Amer Baghdadi, F. Rousseau, A.A. Jerraya. Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable Platform. Design Automation for Embedded Systems, Springer Verlag, 2003, Volume 8, Numbers 2-3, June 2003, pp.155-171. 〈10.1023/B:DAEM.0000003960.00662.d7〉. 〈hal-00008165〉
  • Amer Baghdadi, N. Zergainoh, W. Cesario, A.A. Jerraya. Combining a performance estimation methodology with a hardware/software codesign flow supporting multiprocessor systems. IEEE Transactions on Software Engineering, Institute of Electrical and Electronics Engineers, 2002, Volume 28 Issue 9 (September 2002), pp.822 - 831. 〈10.1109/TSE.2002.1033223〉. 〈hal-00008065〉
  • A.A. Jerraya, Amer Baghdadi, W. Cesario, L. Gauthier, D. Lyonnard, et al.. Application-specific multiprocessor systems-on-chip. Microelectronics Journal, Elsevier, 2002, Volume 33, Issue 11 November 2002, pp.891-898. 〈10.1016/S0026-2692(02)00070-8〉. 〈hal-00008058〉

Communication dans un congrès67 documents

  • Jérémy Nadal, Francois Leduc Primeau, Charbel Abdel Nour, Amer Baghdadi. A Block FBMC Receiver Designed For Short Filters. ICC 2018 : IEEE International Conference on Communications, May 2018, Kansas City, United States. Proceedings ICC 2018 : IEEE International Conference on Communications, 2018. 〈hal-01814194〉
  • Khaled Alhaj Ali, Mostafa Rizk, Amer Baghdadi, Jean-Philippe Diguet, Jalal Jomaah. Towards Memristor-based Reconfigurable FFT Architecture. ICM 2017 : 29th IEEE International Conference on Microelectronics, Dec 2017, Beirut, Lebanon. Proceedings ICM 2017 : 29th IEEE International Conference on Microelectronics, 2017. 〈hal-01761354〉
  • Mostafa Rizk, Jean-Philippe Diguet, Naoya Onizawa, Amer Baghdadi, Martha Johanna Sepulveda Florez, et al.. NoC-MRAM Architecture for Memory-Based Computing: database-search case study. 2017 IEEE 15th International NEWCAS Conference, Jun 2017, Strasbourg, France. 2017, 2017 IEEE 15th International NEWCAS Conference. 〈hal-01528137〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Proof-of-concept for post-OFDM waveforms as candidates for 5G. SIPS 2017: IEEE International Workshop on Signal Processing Systems, Oct 2017, Lorient, France. SIPS 2017: IEEE International Workshop on Signal Processing Systems. 〈hal-01759088〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Hardware demonstration of post-OFDM waveforms. EuCNC 2017: European Conference on Networks and Communications, Jun 2017, Oulu, Finland. EuCNC 2017: European Conference on Networks and Communications. 〈hal-01614064〉
  • Saïd Medjkouh, Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Reduced Complexity FPGA Implementation for UF-OFDM Frequency Domain Transmitter. SIPS 2017: IEEE Workshop on Signal Processing Systems, Oct 2017, Lorient, France. Proceedings SIPS 2017: IEEE Workshop on Signal Processing Systems, pp.1 - 6, 2017, 〈10.1109/SiPS.2017.8110013〉. 〈hal-01656134〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Flexible hardware platform for demonstrating new 5G waveform candidates. ICM 2017 : 29th IEEE International Conference on Microelectronics, Dec 2017, Beirut, Lebanon. Proceedings ICM 2017 : 29th IEEE International Conference on Microelectronics, 2017. 〈hal-01759087〉
  • Khaled Alhaj Ali, Mostafa Rizk, Amer Baghdadi, Jean-Philippe Diguet, Jalal Jomaah. Towards Memristor-based Reconfigurable FFT Architecture. ICM 2017 : 29th IEEE International Conference on Microelectronics, Dec 2017, Beirut, Lebanon. Proceedings ICM 2017 : 29th IEEE International Conference on Microelectronics, 2017, 〈10.1109/ICM.2017.8268885〉. 〈hal-01761355〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi. Flexible PoC for Post-OFDM waveforms. G5-PPP 2016 : 2nd Global 5G Infrastructure public private partnership event, Nov 2016, Rome, Italy. G5-PPP 2016 : 2nd Global 5G Infrastructure public private partnership event. 〈hal-01444260〉
  • Valentin Mena Morales, Yahia Brakni, Pierre-Henri Horrein, Amer Baghdadi. CAASPER: Providing Accessible FPGA-acceleration over the Network. RSP 2015 : 26th IEEE International Symposium on Rapid System Prototyping, Oct 2015, Amsterdam, Netherlands. Proceedings RSP 2015 : 26th IEEE International Symposium on Rapid System Prototyping, pp.68 - 75, 2015, 〈10.1109/RSP.2015.7416549〉. 〈hal-01292792〉
  • Houcine Chougrani, Jean Schwoerer, Pierre-Henri Horrein, Amer Baghdadi. Hardware Implementation of a Non-Coherent IR-UWB Receiver Synchronization Algorithm Targeting IEEE 802.15.6 Wireless BAN. ICUWB 2014 : International Conference on Ultra-WideBand, Sep 2014, Paris, France. pp.444 - 449, 2014, 〈10.1109/ICUWB.2014.6959023〉. 〈hal-01185867〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Design and prototyping flow of NISC-based flexible MIMO turbo-equalizer. RSP 2014 : IEEE International Symposium on Rapid System Prototyping, Oct 2014, New Delhi, India. IEEE, pp.16 - 21, 2014, 〈10.1109/RSP.2014.6966687〉. 〈hal-01170238〉
  • Valentin Mena Morales, Pierre-Henri Horrein, Amer Baghdadi, Erik Hochapfel, Sandrine Vaton. Energy-Efficient FPGA Implementation for Binomial Option Pricing Using OpenCL. DATE 2014 : Design, Automation and Test in Europe, Mar 2014, Dresden, Germany. 2014. 〈hal-00979390〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi, Hao Lin. Hardware prototyping of FBMC/OQAM baseband for 5G mobile communication systems. RSP 2014 : IEEE International Symposium on Rapid System Prototyping, Oct 2014, New Delhi, India. pp.135 - 141, 2014, 〈10.1109/RSP.2014.6966904〉. 〈hal-01170362〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi, Hao Lin. Hardware prototyping of FBMC/OQAM baseband for 5G mobile communication systems. RSP 2014 : IEEE International Symposium on Rapid System Prototyping, Oct 2014, New Delhi, India. pp.135 - 141, 2014. 〈hal-01170361〉
  • Houcine Chougrani, Jean Schwoerer, Pierre-Henri Horrein, Amer Baghdadi, François Dehmas. UWB-IR digital baseband architecture for IEEE 802.15.6 wireless BAN. ICESS : 21st IEEE International Conference on Electronics, Circuits and Systems, Dec 2014, Marseille, France. pp.866 - 869, 2014, 〈10.1109/ICECS.2014.7050123〉. 〈hal-01217830〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi, Hao Lin. FBMC/OQAM-related new waveform. EuCNC 2015 : 24th European Conference on Networks and Communications, Jun 2014, Bologna, Italy. 2014. 〈hal-01170370〉
  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi, Hao Lin. FBMC/OQAM baseband for 5G mobile communication systems: hardware design and on-board prototyping. GDR ISIS workshop 2014 : 5G & Beyond: Promises and Challenges, Oct 2014, Paris, France. 2014. 〈hal-01170367〉
  • Vianney Lapotre, Purushotham Murugappa Velayuthan, Guy Gogniat, Amer Baghdadi, Michael Hubner, et al.. Stopping-free dynamic configuration of a multi-ASIP turbo decoder. DSD 2013 : 16th Euromicro Conference on Digital System Design, Sep 2013, Santander, Spain. pp.155 - 162, 2013, 〈10.1109/DSD.2013.24 〉. 〈hal-00876005〉
  • Carlo Condo, Amer Baghdadi, Guido Masera. A joint communication and application simulator for NoC-based custom SoCs: LDPC and turbo codes parallel decoding case study. DSD 2013 : 16th Euromicro Conference on Digital System Design, Sep 2013, Santander, Spain. pp.168 - 174, 2013. 〈hal-00876080〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Flexible and efficient architecture design for MIMO MMSE-IC linear turbo-equalization. ICCIT 2013 : 3rd IEEE International Conference on Communications and Information Technology, Jun 2013, Beirut, Lebanon. pp.340 - 344, 2013, 〈10.1109/ICCITechnology.2013.6579576 〉. 〈hal-00876051〉
  • Houcine Chougrani, Jean Schwoerer, Pierre-Henri Horrein, Amer Baghdadi. Efficient synchronization technique for non-coherent IR-UWB receiver targeting IEEE 802.15.6 wireless BAN. BODYNETS 2013 : 8th International Conference on Body Area Networks, Sep 2013, Boston, United States. pp.181 - 184, 2013. 〈hal-00933591〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Designing a NISC-based flexible architecture for MIMO MMSE-IC turbo-equalization. JNRDM 2013 : 16èmes Journées Nationales du Réseau Doctoral en Micro-Nanoélectronique, Jun 2013, Grenoble, France. 〈hal-00876045〉
  • Vianney Lapotre, Purushotham Murugappa Velayuthan, Guy Gogniat, Amer Baghdadi, Jean-Philippe Diguet, et al.. A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP. ISVLSI 2013 : IEEE Computer Society Annual Symposium on VLSI, Aug 2013, Natal, Brazil. 2013. 〈hal-01002828〉
  • Purushotham Murugappa Velayuthan, Vianney Lapotre, Amer Baghdadi, Michel Jezequel. Rapid Design and Prototyping of a Reconfigurable Decoder Architecture for QC-LDPC Codes. RSP 2013 : 24th IEEE International Symposium on Rapid System Prototyping, Oct 2013, Montreal, Canada. 2013. 〈hal-00876088〉
  • Vianney Lapotre, Hübner Michael, Guy Gogniat, Purushotham Murugappa Velayuthan, Amer Baghdadi, et al.. An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architecture. ReCoSoC 2013 : 8th IEEE International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Jul 2013, Darmstadt, Germany. 2013, 〈10.1109/ReCoSoC.2013.6581518〉. 〈hal-00873978〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Statically-scheduled application-specific processor design: A case-study on MMSE MIMO equalization. DATE 2013 : IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition, Mar 2013, Grenoble, France. pp.677 - 680, 2013. 〈hal-00876068〉
  • Purushotham Murugappa Velayuthan, Amer Baghdadi, Michel Jezequel. Parameterized area-efficient multi-standard turbo decoder. DATE 2013 : IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition, Mar 2013, Grenoble, France. pp.109 - 114, 2013. 〈hal-00876086〉
  • Vianney Lapotre, Purushotham Murugappa Velayuthan, Guy Gogniat, Amer Baghdadi, Jean-Philippe Diguet, et al.. Optimizations for an efficient reconfiguration of an ASIP-based turbo decoder. ISCAS 2013 : IEEE International Symposium on Circuits and Systems, May 2013, Beijing, Chine. pp.493 - 496, 2013, 〈10.1109/ISCAS.2013.6571888〉. 〈hal-00873979〉
  • Vianney Lapotre, Purushotham Murugappa Velayuthan, Guy Gogniat, Amer Baghdadi, Jean-Philippe Diguet. Plateforme multi-ASIP reconfigurable dynamiquement pour le turbo décodage dans un contexte multi-standard. GRETSI 2013 : 24ème colloque du Groupement de Recherche en Traitement du Signal et des Images, Sep 2013, Brest, France. 2013. 〈hal-00876009〉
  • Vianney Lapotre, Purushotham Murugappa Velayuthan, Guy Gogniat, Amer Baghdadi, Salim Haddad, et al.. Efficient dynamic configuration of a multi-ASIP turbo decoder. GDR SoC-SiP 2013 : Colloque National du Groupe de Recherche System on Chip -System in Package, Jun 2013, Lyon, France. 〈hal-00876017〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Quantization and fixed-point arithmetic for MIMO MMSE-IC linear turbo-equalization. ICM 2013 : 25th IEEE International Conference on MicroelectronicsMicroelectronics, Dec 2013, Beirut, Lebanon. IEEE, pp.1 - 4, 2013, 〈10.1109/ICM.2013.6735008〉. 〈hal-01058011〉
  • Purushotham Murugappa Velayuthan, Jean-Noël Bazin, Amer Baghdadi, Michel Jezequel. FPGA Prototyping and Performance Evaluation of Multi-standard Turbo/LDPC Encoding and Decoding. RSP 2012: IEEE International Symposium on Rapid System Prototyping, Oct 2012, Tampere, Finland. 2012. 〈hal-00797561〉
  • Salim Haddad, Oscar David Sanchez Gonzalez, Amer Baghdadi, Michel Jezequel. Complexity reduction of shuffled parallel iterative demodulation with turbo decoding. ICT 2012: 19th International Conference on Telecommunications, Apr 2012, Jounieh, Lebanon. 2012, 〈10.1109/ICTEL.2012.6221298〉. 〈hal-00725057〉
  • Salim Haddad, Amer Baghdadi, Michel Jezequel. Adaptive Complexity MIMO Turbo Receiver Applying Turbo Demodulation. ISTC 2012: 7th International Symposium on International Symposium onTurbo Codes and Iterative Information Processing, Aug 2012, Gothenburg, Sweden. pp.235 - 239, 2012. 〈hal-00786473〉
  • Rachid Al Khayat, Amer Baghdadi, Michel Jezequel. Architecture Efficiency of Application-Specific Processors: a 170Mbit/s 0.644mm2 Multi-standard Turbo Decoder. SOC 2012 IEEE International Symposium on System-on-Chip, Oct 2012, Tampere, Finland. 2012. 〈hal-00797562〉
  • Salim Haddad, Amer Baghdadi, Michel Jezequel. Convergence and Complexity Analysis of Turbo Demodulation with Turbo Decoding. Colloque national du groupe de recherches System On Chip - System In Package (SOC-SIP), Jun 2012, Paris, France. 2012. 〈hal-00725058〉
  • Vianney Lapotre, Salim Haddad, Guy Gogniat, Amer Baghdadi, Jean-Philippe Diguet. An analytical approach for sizing of heterogeneous multiprocessor flexible platform for iterative demapping and channel decoding. International Conference on ReConFigurable Computing and FPGAs (Reconfig), Dec 2012, Mexico. 2012. 〈hal-00747714〉
  • Purushotham Murugappa Velayuthan, Pallavi Reddy, Rachid Al Khayat, Jean-Noël Bazin, Amer Baghdadi, et al.. Flexible Multi-ASIP SoC for Turbo/LDPC Decoder. SOC-SIP : colloque national du groupe de recherches System On Chip - System In Package, Jun 2012, Paris, France. 2012. 〈hal-00725184〉
  • Purushotham Murugappa Velayuthan, Rachid Al Khayat, Amer Baghdadi, Michel Jezequel. A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding. DATE'11: IEEE/ACM Design, Automation and Test in Europe Conference & Exhibition, Mar 2011, Grenoble, France. 2011. 〈hal-00632764〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. FPGA Prototype of Flexible Heterogeneous multi-ASIP NoC-based Unified Turbo Receiver. DATE 2011: Demonstration at the University Booth of the Design, Automation and Test in Europe Conference & Exhibition, Mar 2011, Grenoble, France. 2011. 〈hal-00797560〉
  • Vianney Lapotre, Guy Gogniat, Amer Baghdadi, Salim Haddad, Jean-Philippe Diguet, et al.. Management of reconfigurable multi-standards ASIP-based receiver. SOC-SIP : colloque national du groupe de recherches System On Chip - System In Package, Jun 2011, Lyon, France. 2011. 〈hal-00724998〉
  • Salim Haddad, Amer Baghdadi, Michel Jezequel. Reducing the number of iterations in iterative demodulation with turbo decoding. SoftCOM : International Conference on Software, Telecommunications and Computer Networks, Sep 2011, Split, Croatia. 2011. 〈hal-00725133〉
  • Rachid Al Khayat, Purushotham Murugappa Velayuthan, Amer Baghdadi, Michel Jezequel. Area and throughput optimized ASIP for multi-standard turbo decoding. RSP 2011: 22nd IEEE International Symposium on Rapid System Prototyping, May 2011, Karlsruhe, Allemagne. pp.79 - 84, 2011, 〈10.1109/RSP.2011.5929979〉. 〈hal-00725134〉
  • Pallavi Reddy, Fabien Clermidy, Amer Baghdadi, Michel Jezequel. A low complexity stopping criterion for reducing power consumption in turbo decoders. DATE'11: IEEE/ACM Design, Automation and Test in Europe Conference & Exhibition, Mar 2011, Grenoble, France. pp.1530 - 1591, 2011. 〈hal-00725610〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. DemASIP : universal demapper for multiwireless standards. Colloque national du groupe de recherches "System On Chip - System In Package" (SOC-SIP), Jun 2010, Paris, France. 2010. 〈hal-00632787〉
  • Pallavi Reddy, Fabien Clermidy, Rachid Al Khayat, Amer Baghdadi, Michel Jezequel. TurbASIP power consumption analysis and optimization. Colloque national du groupe de recherches System On Chip - System In Package (SOC-SIP), Jun 2010, Paris, France. 2010. 〈hal-00632784〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. Exploring parallel processing levels in turbo demodulation. International Symposium on Turbo Codes and Iterative Information Processing, Sep 2010, Brest, France. pp.359 - 363, 2010, 〈10.1109/ISTC.2010.5613904〉. 〈hal-00632781〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. Rapid design and prototyping of universal soft demapper. ISCAS : IEEE International Symposium on Circuits and Systems, May 2010, Paris, France. 2010. 〈hal-00488694〉
  • Micaela Troglia Gamba, Guido Masera, Amer Baghdadi. Iterative MIMO detection: flexibility and convergence analysis of soft-input soft-output list sphere decoding and linear MMSE detection. SoftCOM 2010 : International Conference on Software, Telecommunications and Computer Networks, Sep 2010, Split, Dubrovnik, Croatia. pp.175 - 179, 2010. 〈hal-00876106〉
  • Pallavi Reddy, Fabien Clermidy, Rachid Al Khayat, Amer Baghdadi, Michel Jezequel. Power consumption analysis and energy efficient optimization for turbo decoder implementation. International Symposium on System-on-Chip, Sep 2010, Tampere, Finland. IEEE, pp.12 - 17, 2010, 〈10.1109/ISSOC.2010.5625565〉. 〈hal-00632782〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. Rapid prototyping of ASIP-based flexible MMSE-IC linear equalizer. RSP’09 : IEEE International Symposium on Rapid System Prototyping, Jun 2009, Paris, France. pp.130-133, 2009, 〈10.1109/RSP.2009.17〉. 〈hal-00424960〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. ASIP-based flexible MMSE-IC linear equalizer for MIMO turbo-equalization applications. DATE’09 : Design, Automation & Test in Europe Conference & Exhibition, Apr 2009, Nice, France. 2009. 〈hal-00423920〉
  • Jean Saad, Amer Baghdadi, Frantz Bodereau. FPGA-based radar signal processing for automotive driver assistance system. RSP’09 : IEEE/IFIP International Symposium on Rapid System Prototyping,, Jun 2009, Paris, France. pp.196-199, 2009, 〈10.1109/RSP.2009.26〉. 〈hal-00424189〉
  • Fabrizio Vacca, Guido Masera, Hazem Moussa, Amer Baghdadi, Michel Jezequel. Flexible architectures for LDPC decoders based on network on chip paradigm. DSD 2009 : 12th Euromicro Conference on Digital System Design, Sep 2009, Patras, Greece. 2009. 〈hal-00423917〉
  • Chafic Jaber, Andreas Kanstein, Ludovic Apvrille, Amer Baghdadi, Renaud Pacalet. Shared resources high-level modeling in embedded systems using virtual nodes. IEEE NEWCAS-TAISA'09, Jun 2009, Toulouse, France. 2009. 〈hal-00423997〉
  • Christophe Jego, Amer Baghdadi, Camille Leroux, Hazem Moussa, Olivier Muller, et al.. FPGA prototypes for turbo communication applications. University Booth of DATE 09 : Design, Automation & Test in Europe Conference & Exhibition, Apr 2009, Nice, France. Proceedings University Booth of DATE 09 : Design, Automation & Test in Europe Conference & Exhibition, 2009. 〈hal-01841144〉
  • Amer Baghdadi. Architectures des systèmes numériques de traitement : de l'électronique à l'informatique. 10èmes journées pédagogiques du CNFM (Coordination nationale de la formation en micro et nanoélectronique), Nov 2008, Saint Malo, France. 〈hal-00424199〉
  • F. Gharsalli, Amer Baghdadi, M. Bonaciu, G. Majauskas, W. Cesario, et al.. An efficient architecture for the implementation of message passing programming model on massive multiprocessor. 2004, IEEE Comput. Soc, Los Alamitos, CA, USA, pp.80-7, 2004. 〈hal-00008037〉
  • Sang-Il Han, Amer Baghdadi, M. Bonaciu, Soo-Ik Chae, A.A. Jerraya. An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory. San Diego, CA, 2004, San Diego, United States. ACM, New York, NY, USA, pp.250-5, 2004, 〈10.1145/996566.996636〉. 〈hal-00008046〉
  • A. Sasongko, Amer Baghdadi, F. Rousseau, A.A. Jerraya. Embedded application prototyping on a communication-restricted reconfigurable platform. 2003, IEEE Comput. Soc, Los Alamitos, CA, USA, pp.33-9, 2003, 〈10.1109/IWRSP.2003.1207027〉. 〈hal-00008052〉
  • W. Cesario, Amer Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, et al.. Component-based design approach for multicore SoCs. 2002, ACM, New York, NY, USA, pp.789-94, 2002, 〈10.1109/DAC.2002.1012730〉. 〈hal-00008062〉
  • D. Lyonnard, S. Yoo, Amer Baghdadi, A.A. Jerraya. Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip. 2001, ACM, New York, NY, USA, pp.518-23, 2001, 〈10.1145/378239.379015〉. 〈hal-00008074〉
  • Amer Baghdadi, N. Zergainoh, D. Lyonnard, A.A. Jerraya. Generic architecture platform for multiprocessor system-on-chip design. 2001, Kluwer Academic Publishers, Norwell, MA, USA, pp.53-63, 2001. 〈hal-00008077〉
  • Amer Baghdadi, D. Lyonnard, N. Zergainoh, A.A. Jerraya. An efficient architecture model for systematic design of application-specific multiprocessor SoC. 2001, IEEE Comput. Soc, Los Alamitos, CA, USA, pp.55-62, 2001, 〈10.1109/DATE.2001.915001〉. 〈hal-00008086〉
  • S. Yoo, G. Nicolescu, D. Lyonnard, Amer Baghdadi, A.A. Jerraya. A generic wrapper architecture for multi-processor SoC cosimulation and design. 2001, ACM, New York, NY, USA, pp.195-200, 2001, 〈10.1145/371636.371722〉. 〈hal-00008087〉
  • Amer Baghdadi, N. Zergainoh, W. Cesario, T. Roudier, A.A. Jerraya. Design space exploration for hardware/software codesign of multiprocessor systems. 2000, IEEE Comput. Soc, Los Alamitos, CA, USA, pp.8-13, 2000, 〈10.1109/IWRSP.2000.854975〉. 〈hal-00008096〉

Poster3 documents

  • Jérémy Nadal, Charbel Abdel Nour, Amer Baghdadi, Pierre Siohan, Lin Hao, et al.. Flexible FBMC air interface for 5G. MWC 2015 : Mobile World Congress, Mar 2015, Barcelona, Spain. 2015. 〈hal-01170210〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Designing a NISC-based flexible architecture for MIMO MMSE-IC turbo-equalization. JNRDM 2013 : 16èmes Journées Nationales du Réseau Doctoral en Micro-Nanoélectronique, Jun 2013, Grenoble, France. 2013. 〈hal-00876046〉
  • Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat. Application-Specific Processor Design: a Case-Study on MMSE MIMO equalization. GDR SoC-SiP 2013 : Colloque National du Groupe de Recherche System on Chip -System in Package, Jun 2013, Lyon, France. 2013. 〈hal-00876041〉

Chapitre d'ouvrage5 documents

  • Purushotham Murugappa Velayuthan, Amer Baghdadi, Michel Jezequel. ASIP Design for Multi-Standard Channel Decoders. Advanced Hardware Design for Error Correcting Codes, Springer, pp.151 - 175, 2014, 978-3-319-10568-0. 〈10.1007/978-3-319-10569-7〉. 〈hal-01170472〉
  • Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. ASIP design and prototyping for wireless communication applications. Advanced Applications of Rapid Prototyping Technology in Modern Engineering, InTech - Open Access Publisher, 2011. 〈hal-00699677〉
  • A. A. Jerraya, J.- M. Daveau, A. Marchioro, C. Valderrama, A. Romdhani, et al.. Hardware/Software Codesign. Reis Ricardo, Lubaszewski Marcelo, Jess Jochen A.G. Design of Systems on Chip, Design and test, Springer, pp.133-158, 2007. 〈hal-00265185〉
  • N. Zergainoh, Amer Baghdadi, L. Tambour, D. Lyonnard, L. Gauthier, et al.. Framework for system design, validation and fast prototyping of multiprocessor SoCs. Architecture and Design of Distributed Embedded Systems Series: IFIP International Federation for Information Processing,, Kluwer Academic Publishers, 2001, Vol. 61. 〈hal-00016207〉
  • Amer Baghdadi, N. Zergainoh, D. Lyonnard, A.A. Jerraya. Models for the control of the test and of the reconfiguration of a computer. Trappl,-R.; Hanika,-F.; Pichler,-F.-R. Progress-in-cybernetics-and-systems-research,, Wiley, Chichester, UK, xv+683 p., pp.410-8, 1979, vol.V. 〈hal-00016206〉

Thèse1 document

  • Amer Baghdadi. Exploration et conception systématique d'architectures multiprocesseurs monopuces dédiées à des applications spécifiques = methods and tools for multiprocessor systems on chip, hardware/software co-designExploration and Systematic Design of Application-Specific Heterogeneous Multiprocessor SoC. Autre [cs.OH]. Institut National Polytechnique de Grenoble - INPG, 2002. Français. 〈tel-00002932〉