Abdoulaye Gamatié
20
Documents
Présentation
**Biography:** Abdoulaye Gamatié is currently a CNRS Senior Researcher (Directeur de Recherche [CNRS](http://www.cnrs.fr/index.php)) in the Microelectronics department of the [LIRMM](http://www.lirmm.fr/lirmm_eng) laboratory (Montpellier - France). His research activity focuses on the design of energy-efficient multicore/multiprocessor architectures for embedded and high-performance computing. He is the scientific leader of the French ANR project [CONTINUUM](http://www.lirmm.fr/continuum-project). He co-authored more than 50 articles in refereed journals and international conferences. He is the author of a [reference book](http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4419-0940-4) on synchronous programming of embedded applications using the Signal language. He also contributed to several books as editor and chapter author. He is currently Associate Editor of ACM Transactions on Embedded Computing Systems (ACM TECS). He received his Habilitation (HDR in French) and Ph.D. in Computer Science, respectively in 2012 from Université de Lille 1 and in 2004 from Université de Rennes 1. He was previously member of [LIFL](http://www.lifl.fr/)computer science laboratory (Villeneuve D'Ascq - France) and [Inria](http://www.inria.fr/index.en.html) Lille - Nord Europe research center (France) from 2006 to 2012. Before this period, he had been member of [IRISA](http://www.irisa.fr/en) computer science laboratory (Rennes - France) where he worked on multi-clock synchronous design and analysis of real-time embedded systems in the avionics domain from 1999 to 2005.
Publications
- 3
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 20
- 6
- 5
- 5
- 5
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 14
- 5
- 4
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 2
- 3
- 2
- 1
- 3
- 2
- 2
- 1
- 3
- 3
- 1
- 1
Discrete Control-Based Design of Adaptive and Autonomic Computing SystemsICDCIT: International Conference on Distributed Computing and Internet Technology, Feb 2015, Bhubaneswar, India. ⟨10.1007/978-3-319-14977-6_6⟩
Communication dans un congrès
hal-01116015v1
|
|
Discrete Control for Reconfigurable FPGA-based Embedded SystemsDCDS: Dependable Control of Discrete Systems, Sep 2013, York, United Kingdom
Communication dans un congrès
hal-00862489v1
|
|
Autonomic Management of Dynamically Partially Reconfigurable FPGA Architectures Using Discrete ControlICAC: International Conference on Autonomic Computing, Jun 2013, San Jose CA, United States
Communication dans un congrès
hal-00852849v1
|
|
CLASSY: a clock analysis system for rapid prototyping of embedded applications on MPSoCsProceedings of the 15th International Workshop on Software and Compilers for Embedded Systems, May 2012, St. Goar, Germany. pp.3--12, ⟨10.1145/2236576.2236577⟩
Communication dans un congrès
hal-00758194v1
|
|
|
Safe Design of Dynamically Reconfigurable Embedded Systems2nd Workshop on Model Based Engineering for Embedded Systems Design (M-BED2011), Mar 2011, France. pp.00 -- 00
Communication dans un congrès
hal-00903734v1
|
|
Operational Semantics of the Marte Repetitive Structure Modeling Concepts for Data-Parallel Applications Design9th International Symposium on Parallel and Distributed Computing (ISPDC'2010), Jul 2010, Istanbul, Turkey
Communication dans un congrès
inria-00522787v1
|
A Case Study on Controller Synthesis for Data-Intensive Embedded SystemsInternational Conference on Embedded Software and Systems (ICESS), May 2009, Hangzhou, China. pp.75-82, ⟨10.1109/ICESS.2009.12⟩
Communication dans un congrès
hal-00838928v1
|
|
|
Vers des transformations d'applications à parallélisme de données en équations synchrones9ème édition de SYMPosium en Architectures nouvelles de machines, Oct 2006, Perpignan, France
Communication dans un congrès
inria-00124125v1
|
Synchronous Modeling of Data-Intensive ApplicationsInternational Open Workshop on Synchronous Programming (Synchron 2006), 2006, Alpe d'Huez, France
Communication dans un congrès
inria-00565163v1
|
|
Autonomic Management of Reconfigurable Embedded Systems using Discrete Control: Application to FPGA[Research Report] RR-8308, INRIA. 2013
Rapport
hal-00824225v3
|
|
CLASSY: a Clock Analysis System for Rapid Prototyping of Embedded Applications on MPSoCs[Research Report] RR-7918, INRIA. 2012, pp.23
Rapport
hal-00683822v1
|
|
A Model for the Mixed-Design of Data-Intensive and Control-Oriented Embedded Systems[Research Report] RR-6589, INRIA. 2008, pp.26
Rapport
inria-00293909v2
|
|
Model Transformations from a Data Parallel Formalism towards Synchronous Languages[Research Report] RR-6291, INRIA. 2007
Rapport
inria-00172302v2
|
|
Synchronous Modeling of Data Intensive Applications[Research Report] RR-5876, INRIA. 2006, pp.21
Rapport
inria-00001216v1
|