Filtrer vos résultats
- 33
- 15
- 23
- 10
- 6
- 3
- 2
- 1
- 1
- 1
- 1
- 8
- 1
- 44
- 7
- 1
- 1
- 1
- 3
- 3
- 2
- 1
- 2
- 1
- 2
- 1
- 1
- 1
- 2
- 4
- 3
- 2
- 4
- 5
- 2
- 4
- 2
- 1
- 36
- 12
- 40
- 31
- 11
- 8
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 48
- 24
- 15
- 10
- 10
- 9
- 6
- 6
- 5
- 4
- 4
- 4
- 4
- 4
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
48 résultats
|
|
triés par
|
|
FPGA Configuration of Intensive Multimedia Processing Tasks Modeled in UML[Research Report] RR-5810, INRIA. 2006, pp.13
Rapport
inria-00070214v1
|
||
MDA for SoC Design, Intensive Signal Processing ExperimentFDL'03, ECSI, 2003, Frankfurt, Germany
Communication dans un congrès
inria-00565179v1
|
|||
|
Une analyse des exercices d'algorithmique et de programmation des DNBCommission inter-IREM informatique. 2023
Rapport
hal-03996891v2
|
||
|
FPGA-based many-core System-on-Chip designMicroprocessors and Microsystems: Embedded Hardware Design , 2015, pp.38. ⟨10.1016/j.micpro.2015.03.007⟩
Article dans une revue
hal-01144977v1
|
||
|
Informatique - Support d'enseignement 1re année de licence, Univ. LilleLicence. Informatique, Université de Lille, Villeneuve d'Ascq, France. 2022, pp.211
Cours
hal-04131704v1
|
||
Gaspard2: from MARTE to SystemC SimulationProceeedings of the DATE'08 workshop on Modeling and Analyzis of Real-Time and Embedded Systems with the MARTE UML profile, Mar 2008, Washington, United States
Communication dans un congrès
inria-00524373v1
|
|||
|
ARTiS, an Asymmetric Real-Time Scheduler for Linux on Multi-Processor Architectures[Research Report] RR-5781, INRIA. 2005, pp.32
Rapport
inria-00070240v1
|
||
|
A High Level Synthesis Flow Using Model Driven EngineeringGogniat, G.; Milojevic, D.; Morawiec, A.; Erdogan, A. Algorithm-Architecture Matching for Signal and Image Processing, 73, Springer, pp.253-274, 2010, Lecture Notes in Electrical Engineering, 978-90-481-9964-8
Chapitre d'ouvrage
inria-00524821v1
|
||
Why to do Without Model Driven Architecture in Embedded System Codesign?The first annual IEEE BENELUX/DSP Valley Signal Processing Symposium, (SPS-DARTS 2005), 2005, Antwerp, Belgium
Communication dans un congrès
inria-00565174v1
|
|||
|
Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip6th International Symposium on Applied Reconfigurale Computing, ARC 2010, Mar 2010, Bangkok, Thailand. pp.110-121, ⟨10.1007/978-3-642-12133-3_12⟩
Communication dans un congrès
inria-00524987v1
|
||
|
How to make teenage girls love coding ?womENcourage2017 - 4th ACM Europe Celebration of Women in Computing, ACM, Sep 2017, Barcelona, Spain
Communication dans un congrès
hal-01552490v1
|
||
|
Dispositifs pour favoriser la venue des adolescentes dans les filières informatiques.Diversité, Réussite[s] dans l’Enseignement Supérieur (2024), Nantes Université [Nantes Univ], Apr 2024, Nantes, France
Communication dans un congrès
hal-04557120v1
|
||
|
FPGA Implementation of Embedded Cruise Control and Anti-Collision RadarEUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, Sep 2006, Dubrovnik, Croatia
Communication dans un congrès
inria-00079057v1
|
||
|
Scalable mpNoC for massively parallel systems - Design and implementation on FPGAJournal of Systems Architecture, 2010, 56 (7), pp.278 - 292. ⟨10.1016/j.sysarc.2010.04.001⟩
Article dans une revue
inria-00525343v1
|
||
|
Communication-Computation overlap in massively parallel System on Chip2014
Autre publication scientifique
hal-01104157v1
|
||
|
A Model Driven Design Framework for High Performance Embedded Systems[Research Report] RR-6614, INRIA. 2008, pp.47
Rapport
inria-00311115v1
|
||
Towards UML 2 Extensions for Compact Modeling of Regular Complex Topologies - A partial answer to the MARTE RFPMoDELS/UML 2005, ACM/IEEE 8th International Conference on Model Driven Engineering Languages and Systems, 2005, Montego Bay, Jamaica. pp.445-459
Communication dans un congrès
inria-00565168v1
|
|||
Sophocles: Cyber-Enterprise for System-on-Chip Distributed Simulation -- Model UnificationIFIP International Workshop on IP Based System-on-Chip Design, 2003, Grenoble, France
Communication dans un congrès
inria-00565177v1
|
|||
Visual Data-parallel Programming for Signal Processing Applications9th Euromicro Workshop on Parallel and Distributed Processing, PDP 2001, 2001, Mantova, Italy. pp.105--112
Communication dans un congrès
inria-00565183v1
|
|||
|
Gaspard2 UML profile documentation[Technical Report] RT-0342, INRIA. 2007, pp.45
Rapport
inria-00171137v2
|
||
|
L’informatique, objets d’enseignements enjeux épistémologiques, didactiques et de formation2020
Proceedings/Recueil des communications
hal-02474983v1
|
||
|
L'informatique, objets d'enseignements -enjeux epistémologiques, didactiques et de formation. Editorial des actes du colloqueColloque Didapro-Didastic 8, Feb 2020, Lille, France
Communication dans un congrès
hal-02462392v1
|
||
|
Model Driven Engineering Benefits for High Level Synthesis[Research Report] RR-6615, INRIA. 2008, pp.46
Rapport
inria-00311300v1
|
||
|
SCAC-Net: Reconfigurable Interconnection Network in SCAC Massively parallel SoCPDP 2016 - 24th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, Feb 2016, Héraklion, Greece. pp.759-762, ⟨10.1109/PDP.2016.94⟩
Communication dans un congrès
hal-01246680v1
|
||
|
Master-Slave Control structure for massively parallel System on ChipDSD SEAA - 16th Euromicro Conference on Digital System Design, Sep 2013, Santander, Spain
Communication dans un congrès
hal-00906906v1
|
||
|
Une analyse des exercices d’algorithmique et de programmation du brevet 2017Repères IREM, 2019, 116, pp.47-81
Article dans une revue
hal-02077738v2
|
||
|
L codent, L créent: créations numériques artistiques pour démystifier l'informatique... au féminin! (descriptif d’atelier)Didapro 7 – DidaSTIC. De 0 à 1 ou l’heure de l’informatique à l’école, Feb 2018, Lausanne, Suisse. pp.1-2
Communication dans un congrès
hal-01753402v1
|
||
Model Driven Engineering for SoC Co-DesignNEWCAS'05, IEEE, 2005, Québec, Canada
Communication dans un congrès
inria-00565172v1
|
|||
|
UML 2.0 Structure Diagram for Intensive Signal Processing Application Specification[Research Report] RR-4766, INRIA. 2003
Rapport
inria-00071820v1
|
||
|
Hardware/Software Exploration for an Anti-collision Radar System[Research Report] RR-5820, INRIA. 2006, pp.15
Rapport
inria-00070205v1
|
- 1
- 2